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ABSTRACT
An experimental 30 Mbits/s digital microwave
transmission system has been developed.

This thesis

embodies the circuit theory, design techniques, and
implementation characteristics of the system.
The transmission system consists of the base
band digital processes, as well as the RF subsystem in
both the transmitter and the receiver.

It employs a

fast Adaptive Delta Modulator to encode analogue signals
with sampling rates exceeding 30 MHz and bandwidths
greater than 1 MHz.
The RF modulation technique is bi-phase shift
keying with differential detection, and the digital RF
modulator employs high speed switching PIN diodes to
effect path-length switches which achieve switching
speeds less than 5 ns.
Clock synchronization is achieved by a dataderived synchronization scheme, which employs scramblers
and descramblers to achieve a transparent digital trans
mission system.
Detailed tests have been undertaken on each compo
nent. of. the

system and on the entire system. The tests

exhibit that a high-quality transmission system has been
achieved.
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CHAPTER ONE
INTRODUCTION

CHAPTER 1:

1-1

INTRODUCTION

THE FORMULATION OF THE PROJECT OBJECTIVES

Digital microwave transmission is a rapidly growing
discipline within the communications engineering
field.

It has attracted a lot of attention from

researchers, manufacturers and the telecommunications
administrations worldwide, because of its superiority
(in terms of transmission quality) over the conven
tional frequency division multiplex-frequency
modulation (FDM-FM) techniques.
There is a growing necessity to be familiar with
the design, principles, manner of operation, and
applications of digital microwave systems - thus
providing the basis for the present work.

In

practice published documents in digital microwave
transmission describe the general characteristics of
the particular implemented systems [1.9] [1.12] [1.6] ,
but the circuit design effort is almost never
discussed.
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This thesis attempts to bring together the details
on the circuit design of the various subsystems of
a typical digital microwave transmission system.
It describes the development of the system from
concept to design and hardware realization.
A typical digital microwave system consists of the
transmitter digital subsystem and the RF subsystem
as well as the receiver digital and RF processes.
In an effort to design and implement each of these
subsystems, the essential concepts and the principle
of operation of each element of subsystem are
reviewed in order to formulate the appropriate design
criteria, and assess the system performance degra
dation.
Obviously a project of this size has to be limited in
terms of how complex each element of the subsystem
can be.

Therefore, simplicity of circuitry has been

made a prime design criterion, and consequently a
basic RF keying technique has been selected.
The digital microwave link has to work at 4 GHz, with
minimum bit rate of 10 Mbits/s and a maximum of at
least 30 Mbits/s.

A fast Adaptive Delta Modulator

provides the analogue-to-digital interface, and has
the capability to encode wideband analogue signals.

3
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APPROACH CONCEPTS

The main objective of the project is the physical
realization of the digital microwave link whose block
diagram is shown in Figure 1.1.

In its development,

the system was broken into four major subsystems for
convenience in design and analysis.
(1)

These were:

the fast Adaptive Delta Modulation coder
and decoder;

(2)

the Regenerator which included the clock
recovery circuits, scramblers and
descramblers;

(3)

the Differential Phase Shift Keying modu
lation and demodulation;

(4)

and

the digital RF modulator.

In each of the subsystems, three major tasks were
undertaken:
(1)

a baseline study from published documents
of the essential concepts and the principle
of operation of the subsystem;

(2)

the development of preliminary specifications,
the design and implementation;

(3)

the performance evaluation.

and

Since the system

is a laboratory experimental model, some
important parameters have been made deliber
ately variable so that their impact on the
system performance can be studied.

4

Relevant measurement or test set-ups for each sub
system have been briefly reviewed.

Test signals

for the individual subsystems were of the general
type such as sine, square and triangular waves as
well as bandlimited white noise, and finally tests
were conducted on the overall digital transmission
system.

5
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DIGITAL MICROWAVE SYSTEMS

The principle of digital representation of an
analogue signal was known as early as 1938 with the
development of Pulse Code Modulation (PCM)

[1.8].

A successful practical system implementation was not
achieved until 1962 with the introduction by the
Bell Telephone Laboratories of the Tl system [1.7],
which employed time-division multiplexing of PCM
signals (TDM-PCM), and had a capacity for 24 digital
ized speech channels, and operated at a bit rate of
1.544 Mbits/s.
The successful introduction of the Tl system provided
the needed impetus for application of digital tech
niques to radio relay systems.

Just as important,

however, was the development of microwave semi
conductor devices, and the advances in microwave
integrated circuits which enabled successful digital
control of microwave signals.

Other factors which

have fostered the development of high speed digital
microwave relay systems, and contributed to their
present highly competitive position as a viable
alternative to the conventional FDM-FM techniques,
include:
•

the fast growth of telecommunications traffic that
can be handled digitally such as high speed
data, digitized speech and television [1.1][1.3];
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•

the high costs of the FDM multiplex terminals
[1 .6 ].

Digital microwave systems operating in the early
1970s were mainly of experimental status [1.17], and
they operated in the bands 2, 4, 6, 8 and 11 GHz in
the U.S.A. and Japan [1.11].

Most of these systems

were multilevel broadband modems designed to be
compatible with the existing FM radio systems [1.16],
More sophisticated modulation techniques were
developed, and consequently we have seen a gradual
progression from binary phase shift keying (BPSK),
through quadrature phase shift keying (QPSK) and
8-level phase shift keying (8-PSK), and now to
16-level quadrature amplitude modulation (16-QAM)
and 7-level quadrature partial response (QPR) modu
lation [1.12] [1.17] .
Now digital microwave radio systems have become an
integral part of the total high capacity voice and
data transmission in many countries [1.4],

Even

though at present the position is such that most
major terrestrial line-of-sight and satellite
microwave systems still employ the conventional
FDM-FM techniques, the trend in new systems is such
that an overwhelming majority employ digital tech
niques.

Feher [1.4] predicts that if the present

trend continues, all new system additions should be
digital by 1990.

7

ADVANTAGES OF DIGITAL TRANSMISSION
Digital transmission offers several advantages over
the FDM-FM systems, and these are well documented in
literature [1.3].
(1)

A few bear repeating here:

Lower Costs :

The use of large scale integration techniques
reduces the cost of the digital multiplex
terminals.

Digital systems also have lower

maintenance costs.
(2)

Simplified Circuit Design:

The use of integrated circuits eases design.
Direct signal processing is easier, for
example, scrambling.
(3)

Less Susceptibility to Interference:

Digital system can attain toll quality voice
performance (bit error rate of 10 7) with
carrier-to-noise ratio of 20 dB [1.10].
(4)

Digital Regeneration:

Digital signals are regenerated at the
repeaters rather than simply amplified, thus
removing the noise from the previous hops.
(5)

No Intermodulation Products:

Digital modulation of a radio takes the form
of a phase or frequency shift of a single
carrier in discrete steps - therefore there
is no generation of intermodulation products
as a result of nonlinear interaction of a
number of dominant subcarriers as in FDM-FM.

8

(6)

No Data Loading Effects:

Digital systems operate continuously at the
maximum bit rate (that is, 100% loaded with
data)•

Consequently,the performance is

independent of the number or type of channels
in use at any time [1.13].
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THE DEVELOPED DIGITAL MICROWAVE SYSTEM

The block diagram of Figure 1.1 shows an end-to-end
signal path of the implemented digital microwave
system.

The input analogue signal is first band-

limited, and then coded by the fast Adaptive Delta
Modulator (ADM) into a digital signal.

The reverse

process is done at the receiver-by the ADM decoder,
followed by a low-pass filter.
The ADM coder generates a clock which controls all
the digital processes, and determines the bit rate
of the system.
The digital bit stream is coded for differential
phase shift keying modulation by a DPSK logic, placed
onto the microwave carrier by the digital RF modulator,
and then transmitted.

The microwave receiver carries

out a frequency-conversion in the incoming microwave
carrier signal, which is then demodulated by the DPSK
demodulator.
To regenerate the bit stream in the data regenerator,
a clock which is synchronized with the coder clock
is required.

Since the coder clock is not trans

mitted together with the information, the required
receiver clock is derived nonlinearly from the
demodulated data stream by the clock recovery circuit.
In order to aid the nonlinear clock recovery processes,
a random bit stream is required, hence a scrambler has

- 2 a *.

RF
MODULATOR

Channel

i
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been employed, and consequently, a descrambler in
the receiver to derandomize the data stream.
The effects of the transmission channel are minimized
by Error propagation Limiter circuits in both the
transmitter and the receiver.
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1.5

DELTA MODULATION

1.5.1

INTRODUCTION TO CODE MODULATION

Since most of signals carried by communication
systems are inherently analogue in nature, some form
of analogue-to-digital conversion is required to
convert them to a digital representation form.

Code

modulation refers to a group of analogue-to-digital
conversion techniques which code the analogue signal
into a discrete-time, discrete-amplitude representa
tion.
The analogue signal is first bandlimited, and then
sampled at a rate at least twice the highest
frequency in the bandlimited signal in accordance
with the Sampling Theorem.

The samples are quan

tized and then finally encoded into an n-bit code,
where n is the number of bits required to provide
the desired resolution.
There are basically three code modulation techniques,
namely:
•

Pulse Code Modulation (PCM);

•

Differential Pulse Code Modulation (DPCM);

•

Delta Modulation (DM).

and

In PCM the amplitude range of the coder is divided
into discrete 2n levels (the quantization levels)
and each level is represented by a unique n-bit
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codeword.

The process of quantization approximates

each sample to the nearest quantization level, and
the process of modulation is completed by trans
mitting each of the n-bit coded words to the
receiver, where a digital-to-analogue process
produces an analogue output approximating the
original input signal [1.8],
DPCM is a form of PCM in which the change of ampli
tude of the input signal from one clock instant to
the next is encoded into an n-bit code instead of
encoding the absolute signal amplitude as in PCM.
The DPCM coder consists of the local decoder, which
reconstructs the transmitted signal in one bit period,
compares it with incoming input signal, and then
encodes the difference and transmits it [2.26],
Delta Modulation (DM) is a form of DPCM in which the
change of the input amplitude from one clock instant
to the next is encoded into a 1-bit code.

Since

only 1 bit of information is transmitted at each
sampling instant DM provides, conceptually, the
simplest digital coding technique.

It has attracted

much attention from both theorists and experiment
alists alike [2.58], and attained such great
significance as a digital coding technique in
communications systems that it has tended to be
regarded as a separate code modulation technique in
its own right.[2.7].
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lo 5.2

THE CONCEPT OF DELTA MODULATION

The operation of a basic DM communication system as
shown in Figure 1.2 has been well outlined in liter
ature [2.2][2.7].

The transmitter consists of a

low-pass filter, a comparator, an amplitude filter
and a local decoder.
The local decoder reconstructs the input signal from
the transmitted bit stream, and its output is
compared with the bandlimited incoming analogue
signal in the comparator.

The difference signal is

amplitude-limited and then sampled, quantized and
encoded into a 1-bit code by the D-type flip-flop
which is clocked by a stable clock at the required
bit rate.

The output bit code is transmitted into

the channel from which an analogue signal similar to
the output of the local decoder is reconstructed by
the receiver DM decoder and passed through a lowpass filter to produce an analogue output which
closely approximates the original analogue input
signal.
It can be seen that a DM system is basically a feed
back system.

The local decoder increases or

decreases its output to track the input signal, in
accordance with the transmitted bit code, *0' or 1l1.
At each sampling instant only a single bit is trans
mitted, and it carries information about the polarity

Receiver
Fig .1.2:

Block Diagram of a
Delta Modulation System

16

of the difference signal but not about the actual
magnitude of this difference signal.

Thus, the

local decoder can only increase or decrease its
output, depending on the transmitted code in an
attempt to track the input signal.

Since such

insufficient information is transmitted at each
sampling instant, it is necessary to carry out
the sampling process at frequencies higher than
the Nyquist rate (2-12 times)

[2.64], in order to

provide some degree of correlation in the output
bits.
In the basic DM system, the local decoder consists
of a single integrator.

Therefore, during each

sampling period, the integrator increases or
decreases its output by one fixed step (the quan
tization step) in order to track the input,
resulting in a staircase approximation to the input,
as can be seen in Figure 1.3.

In the past, RC

integrators were employed [2.2], resulting in a
decoder output which consisted of a linear segment
approximation to the input, hence basic DM systems
are often referred to as Linear Delta Modulation
ILDM) systems [2.10].
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1.5.3

LIMITATIONS OF DELTA MODULATION

Two types of limitations inherent in the manner of
operation of Linear Delta Modulation can be distin
guished [2.5]# namely:
•

granular (idle) noise;

and

•

slope overload distortion.

In the LDM system (Fig.1.2), the quantization step
size (A) is fixed;

therefore, the local decoder

output at the r-th clock instant, y , can only assume
discrete values (quantized levels) which are multiples
of A.
PCM.

Hence we have quantization noise as found in
However, once the input signal at the r-th

clock instant, x^., has a slope greater or less than
the constant average slope of y , the two forms of
signal distortion peculiar to DM systems, as noted
above, result.
Granular noise results when yr with a fast slope
attempts to track xr around a region where the wave
form of xr has a flat slope characteristic.

In this

case, yr hunts around x^ with an oscillation of peak
amplitude equal to the step size, and a frequency
equal to one half the sampling frequency.

Slope

overload distortion occurs when yr with a slow slope
attempts to track x^ with a fast slope characteristic.
The constant average slope of an LDM system with a
sampling frequency of f

is Af , and a sinewave input
s
s
signal with amplitude of A and frequency of f has a

19

maximum slope of 2irAfm .

A necessary condition to

avoid slope overload is, therefore:
Af

> 2irAf
s —
m

whereas a necessary condition to minimize granular
noise is:
Af

< 2TrAf
s —
m

Thus these two equations are in opposition to each
other;

and for a fixed sampling frequency, fixed

input frequency and amplitude both granular noise
and slope overload distortion are controlled by the
step size.

Slope overload distortion predominates

at small step sizes, and granular distortion at
large step sizes.

Detailed work on granular noise

and slope overload distortion has been done by
Van der Weg [2.41], Goodman [2.56], Greenstein [2.54]
and Slepian [2.43].

LIMITED DIEAMIC RANGE

If we define the total quantizing noise of a Delta
Modulator as the sum of the granular noise and slope
overload distortion, we observe that a plot of
signal-to-quantizing noise ratio (SQNR) against the
relative input signal at one particular frequency,
as done by Tomozawa and Kaneko [2.1], exhibits a
sharp maximum at one particular input amplitude.
This corresponds to the input amplitude for which

20

the step size is optimum.

The magnitude of the

peak SQNR increases with increasing sampling fre
quencies as can be seen from Figure 1.4, adopted
from O'Neal [2.5].
If we adopt the SQNR as a figure of merit for a DM
system, then from Figure 1.4, we can make the
following observations:
•

SQNR falls rapidly on both sides of the
maximum;

•

to the left of the maximum, granular noise
predominates and to the right, slope over
load predominates;

•

if we define the dynamic range of the DM
coder as:
DR

=

20 log(x!/x2)

where xi and x2 are the r.m.s. values of
the input signal for which the SQNR falls
by 3 dB relative to the peak value, then
we observe that the dynamic range of these
'tuned' maxima is small;
•

and

the dynamic range is also independent of
the sampling frequency.

Because of this limited dynamic range, an LDM coder
without
sition.

companding

is not often an attractive propo
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1.5.4

COMPANDING IN DELTA MODULATION
In LDM systems, the locally decoded signal can only
track the input signal in fixed steps, as explained
in the previous section, and this brings about the
phenomenon of slope overload as well as idle noise,
both of which severely limit the dynamic range of
LDM systems.
Theoretical results by O ’Neal [2.5] indicate that
PCM and DPCM coders offer higher SQNR’s and wider
dynamic ranges than LDM systems, and practical
measurements by Kikkert[2.77] confirm this.

This

advantage stems from the fact that both modulation
techniques have inherent ability to grade the step
size to suit the amplitude excursions of the
incoming signal.

The technique of varying the

step size to suit the incoming signal is called
companding, and the DM systems that employ this
technique are called Adaptive Delta Modulation (ADM)
systems.
ADM systems reduce granular noise by providing small
step sizes to track small changes in the signal
amplitude and also reduce slope overload by providing
large step sizes to track large changes in the input
amplitude.

As noted in the previous section, maximum

SQNR is achieved at only one step size for a given
input amplitude , companding attempts to vary the step
size towards the optimum for varying input amplitudes
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and thereby achieving maximum SQNR over a wider
dynamic range.
Thus a key design feature of an ADM system is the
formulation of the step-size adaptation law
(companding algorithm), by which the step size is
varied to match the input signals - an ideal compan
ding algorithm gives the ADM coder a wide flexibility
to determine its own optimum performance under
varying input signal conditions.
The various methods of effecting companding in DM
systems can be broken into:
•

linear signal processing at the input to
the DM coder;

•

and

a predictor (integrator) in the feedback
path.

LINEAR

SIGNAL

PROCESSING

AT

THE

CODER

INPUT

This is the conventional method of effecting compan
ding, often referred to as
incomplete

control

[2.64].

companding

with

In this case the DM

coder is preceded by a compressor and the decoder
followed by an expander.

This method can be effec

tive for LDM: since optimum performance is achieved
over a narrow range of the input signals, and the
compressor can be designed to limit the amplitude
excursions of the input signals to within the
dynamic range of the coder.

This technique is
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analogue by its very nature, and is also not suitable
for wideband applications, hence it has not been
preferred in this project.

A

PREDICTOR

IN

THE

FEEDBACK

PATH

This technique involves having a predictor (in the
feedback loop) whose step size is changed in accord
ance with some companding algorithm.

The formulation

of the algorithm is based on the information derived
from monitoring:
(a)

the input analogue signal - feedforward
control of the step size;

or
(b)

the output bit code - feedback control
of the step size.

The feedforward technique of controlling the step
size involves a signal predictor at the input to the
DM coder.

This predictor provides a rapid indication

of the changes in the signal slope through the higher
derivatives of the input, and the companding algo
rithm is based on this information.
is sometimes referred to as
control

[2.64].

This technique

companding

with

complete

The advantage of this technique is

that it attempts to forestall slope overload or gran
ular noise, and its disadvantage is that a second
channel is now required to carry the companding
information [l.l].

For this reason it was not

preferred in this project.
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The feedback control of step size has been highly
emphasized since the mid-1960s [2.3] up to the
present time [2.49].

It derives companding infor

mation from the output bit stream.

A long sequence

of identical bits indicates a slope overload
condition, and an alternating 11010....' sequence
indicates granularity.
\

Since companding information

is derived from the transmitted bits, accurate
reconstruction of the companding control signal is
possible at the receiver without an auxiliary channel
for carrying companding information;

for this

reason this is a preferred technique and has been
employed in this project.

1.5.5

ADVANTAGES OF DELTA MODULATION

The major attributes of DM can be outlined as
follows:
(1)

DM provides a simple coding process which
makes the A/D function primarily a digital
function - the quantization process depends
on a well-defined step size.

Hence it is

often used to derive PCM coders [-2.44] [2.47].
(2)

DM decoders decode the digital signal bitby-bit, hence only bit synchronization is
needed, simplifying the clock recovery
circuits.
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(3)

DM offers a greater flexibility in the
choice of bit rates - in our case, for
example, the bit rates can be varied from
10 Mbits/s to 30 Mbits/s to obtain the
desired quality without modifying the
modulator.

(4)

DM is less vulnerable to transmission
errors since a bit error causes a small
amplitude deviation.

(5)

Sampling is carried at high frequencies
(12 times the bandwidth of the analogue
signal, for example), hence the decoding
low-pass filters are simplified.

And

since granular noise occurs at a frequency
equal to half the bit rate, it can be
almost eliminated by the decoding low-pass
filters which have bandwidths equal to the
bandwidths of the input signal.
(6)

DM implementation is compatible with the
low-cost integrated circuits [2.37] and
the realization of single-chip single
coder per channel is facilitated.[2.45].

CHAPTER TWO
A FAST ADM CODER
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CHAPTER 2:

2.1

A FAST ADM CODER

INTRODUCTION

This Chapter deals with the design, implementation
and performance evaluation of an Instantaneously
Adaptive Delta Modulator (IADM).

Digital techniques

are employed, and companding is achieved by a non
linear counting process.

The coder has capability

to encode signals (600 mv, peak-to-peak) from DC to
1 MHz with an equivalent PCM encoding resolution
greater than 6 bits.

The sampling frequencies can

be varied from 10 MHz to 30 MHz without modifying
the coder.

2.1.1

THE DESIGN OF DM SYSTEMS

Today the DM systems are employed widely in various
communications including the subscriber loop network
[2.62] and military communications [2.7], but the
design of optimum DM coders still poses several
challenges to the circuit designer, particularly for
broadband applications [2.39].
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Several contributions to the study of DM systems
have been made in the past [2.1] to [2.60], but only
a few researchers have attempted to give a satisfac
tory theoretical approach to the subject [2.13] [2.58]
[2.59],

Compared to PCM, the mathematical descrip

tion of even the simplest single integration, fixed
step-size Delta Modulation is more difficult, as is
acknowledged by several researchers [2.13] [2.7] [2.16]
[2.43][2.42], hence the apparent simplicity of Delta
Modulation is deceptive from this point of view.
Delta Modulation provides a highly nonlinear system.
It can be seen as a closed-loop sampled data control
system with conditional nonlinearities in the feed
back path - an effect compounded in companded DM
systems.

Even with a single sine-wave input the

error signal is a complex non-deterministic wave
form [2.57].
To design and finally implement a system, a set of
equations relating the required performance criteria
to the basic system parameters is generally avail
able.

This mathematical model provides a basis for

system performance prediction and optimization.
Because of the nonlinear nature of ADM systems, the
wide variety of possible companding algorithms and
the absence of general tools for handling random
processes in nonlinear systems with memory, few
definite analytical conclusions can be made concer
ning the behaviour of ADM systems [2.71][2.42] [2.40].
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As a result, many important results in the subject
are in the form of approximate empirical expressions
[2.36], and analytical models that are amenable to
rigorous mathematical analysis are obtained on the
basis of several simplifying assumptions and ideal
isations [2.41],

Such models have limited practical

usefulness since they only predict system response
for a selected set of system parameters, and extra
polation to other parameters

not included in the

models is generally not possible or leads to poor
correlation between the predicted and the actual
performances [2.71].

Consequently some researchers

have resorted to computer-based trial and error
techniques [2.5][2.12][2.53][2.28][2.64], while
others have adopted a purely experimental approach
[2.16] [2.20] [2.22]12.19] [2.48] [2.38].
In this project we are concerned with the design of
a fast ADM system; an interesting feature of such
systems, as noted by Steele [2.7], is "their resis
tance to mathematical analysis which means they are
frequently conceived rather than designed." In
addition, their design is complicated by a variety
of performance criteria which are in conflict with
each other.

Our case is a point-to-point type of

communication link designed for laboratory condi
tions, hence the objective has been to optimize
both the SQNR and the dynamic range.

And because

the mathematical analysis of fast ADM systems has
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not been very successful until now - we have opted
for an experimental approach.

GENERAL

SYSTEM

OBJECTIVES

We are interested in encoding wideband signals of
general type, that is, sinewaves, square and
triangular waves with a fast ADM coder.

The coder

should exhibit the following desirable characteris
tics:
•

capability to operate over a range of
sampling frequencies, with minimum sampling
frequency of 10 MHz and maximum of 30 MHz;

•

the quality of transmission to be equivalent
to or greater than that of 8-bit PCM?

•

low cost?

•

simplicity?

•

good stability;

•

large dynamic range.
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2-2

FAST ADM SYSTEMS

2.2.1

INTRODUCTION

Depending on the companding algorithm employed, ADM
systems can be classified into three categories
[2.7] :
•

syllabic;

•

fast (instantaneous);

•

hybrid.

SYLLABIC

COMPANDING

DM

SYSTEMS

(SCADM)

In Syllabic Companding ADM Systems, the step-size is
varied slowly in a continuous manner in accordance
with the average power of the input signal.

However,

the slow speed of the step-size adaptation algorithm
(5 - 10 ms for speech) tends to:
-

favour analogue integration to produce
/
the step size [2.18];

-

decrease granularity noise in the analogue
output at the cost of significant increase
in slope overload distortion;

-

make a syllabic companded DM coder unsuitable
for wideband applications.
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INSTANTANEOUS COMPANDING ADM SYSTEMS (IADM)
In Instantaneous Companding ADM systems, the deci
sion about the magnitude of the step size is done
on a bit-by-bit basis, depending on the current and
the previous bits.

Figure 2.1 shows a block diagram

of a basic IADM system.

The Companding Logic Net

work has a formulated algorithm which controls the
step size in accordance with the history of the
output bit sequence.
IADM provides a favoured encoding system for our
purposes and therefore constitutes a major part of
this project.

However, it does suffer from three

disadvantages as compared to SCADM, and these are:
(1)

a fast adaptive scheme reduces the
available SQNR?

this does not happen

with SCADM systems [2.49];
(2)

IADM systems are much more sensitive
to channel errors than SCADM systems?

(3)

mistracking between the coder and decoder
companding algorithms leads to degrada
tion in output signal-to-noise ratios
(SNR's) since it results in nonlinear
distortion [2.64].

Hybrid Companding ADM systems employ a combination
of both syllabic and instantaneous companding
schemes;

such systems are described in detail by

Magill and Un [2.29],

OJ

u>

INTEGRATOR

Fig.2.1:

The Block Diagram of
a Basic IADM System

COMPANDING
LOGIC
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2.2.2

THE DEVELOPMENT OF IADM SYSTEMS

The first form of IADM system was that proposed by
Winkler, in her High Information Delta Modulation
(HIDM)

[2.25],

The companding law for the step-

size generation was: 1-2-4-8 ..., that is, double
the step size whenever two identical bits appear
consecutively in the output bit stream, or halve
the step size when a complementary bit appears.
She was able to encode a television signal using
this scheme [2.21],
Bosworth and Candy [2.16] proposed a scheme in which
the step size is increased if the transmitted bit is
the same as the previous one, and the appropriate
increase of step size is determined by the
companding law: 1-1-2-3-5-5- ...

That is, if a

sequence of identical bits is detected in the output
code, the step size is multiplied by the above fac
tors in succession, butxafter the fifth identical
bit the step size is increased by factor of 5 only.
However, if a complementary bit is received the step
size is reduced to the minimum step size.
Abate [2,10] proposed a system which consisted of
different gains, G 2 , G 3,

, ... Gm in the feedback

loop, and in response to a sequence of identical bits
the step size changes consecutively from A, G2A, G3A,
G^ A

•

•

•

Gm A , where:
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G2 < G3 < G4 < ...

Gm

and m is the bit-memory length of the companding
logic.

When a complementary bit is received in the

companding logic, the step size is decreased incre
mentally.

The polarity of the feedback step is

identical to the polarity of the transmitted bit.
This system is identical to Winkler's HIDM if G2,
G 3 ... are replaced by 1, 2, 4, 8 ... respectively.
Jayant [2.12] proposed a 1-bit memory ADM system.
In this system the step size is changed at each
sampling instant by one of two specific factors, P
and Q, according to the states of the current bit
and the previous bit.

The system is said to have

one-bit memory because it stores the last one bit
and compares it with the present bit.
If the current and the previous bits are denoted by
Qr and

^ respectively, then Jayant's strategy is

to compare Qr and
overload (Qr = Q
(Qr 7* Qr-1) .

to detect probable slope
and probable granularity

If Qr = Qr_1 the previous step size

is multiplied by the factor, P, and if Qr ^ Q
it is multiplied by Q.
critical parameters.
signal being encoded.

The constants, P and Q, are
They depend on the type of
However, to track fast

transients in the input signal, and also to converge
to a constant input signal, Jayant found by computer
simulation that the necessary conditions are P > 1
and Q < 1, and that for stability, P • Q <_ 1.
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2.2.3

DIGITAL IMPLEMENTATION OF IADM SYSTEMS

Earlier digitally companded ADM systems such as
those proposed by Greefkes [2.17], Bosworth and
Candy [2.16], Kikkert [2.18], Daugherty [2.20] and
Hauser and Zarda [2.19] were digital in so far as
the implementation of the companding algorithm was
concerned.

The step-size generation and the inte

gration were analogue.
Analogue integration poses the following problems:
(1)

Precision components are required since
analogue components are sensitive to
parameter, power supply and temperature
variations.

Hence accurate step size

cannot be guaranteed,with time in both
the transmitter and the receiver creating
a matching problem between the transmitter
and the receiver companding circuits,
particularly if they are at different
locations and temperatures.
(2)

Variation of the output pulse-width has
been found to deteriorate the output
SQNR's of a DM coder [2.1].

Normally in

analogue integration very narrow pulses
have to be used and they are of both
positive and negative polarity and have
to be balanced in width and amplitude to
within 20% [2.33] and then the desired
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one is switched into the integrator to
produce a positive or negative step size.
These pulses are relatively easy to be inad
vertently modulated in height and width by
any nonlinearities existing in the DM system,
leading to degradation in SQNR performance.
These problems are eased by digital implementation,
which provides the following advantages:
(1)

Step size can be controlled accurately, hence
problems of step imbalance are almost elimin
ated.

(2)

A better matching of the companding algorithms
at transmitter and receiver, and a higher
system noise immunity are achieved since the
system becomes more tolerant to mismatch
problems caused by parameter variation due to
component aging, DC-drift, and temperature
changes.

(3)

A large companding ratio can be obtained with
relative ease without any resultant system
instabilities [2.64].

(4)

The system can be made more flexible for tests
and experimentation and the desirable non
linearities can be easily incorporated into
the circuit to improve stability or the dynamic
range.
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(5)

Because of the decreasing costs of digital
integrated circuit devices, a sophisticated
high performance ADM coder can be achieved
without much sacrifice in cost.

2.2.4

THE IMPLEMENTED IADM CODER

Figure 2.2 shows the block diagram of the realized
IADM coder and Figure 2.3 the functional digital
realization of it.

A description of its manner of

operation follows.
The comparator compares the input analogue signal
with the predicted value in the feedback loop.

The

difference is amplified, amplitude-limited,
quantized and then encoded into a one-bit binary
code by the D-type flip-flop.

The output is a ’l 1

if the analogue signal is greater than the quantized
predicted signal, and 'O' if otherwise.

This output

bit code is fed to the scrambler and also distributed
to the integrator and the companding logic.

A

digital integrator which consists of an up/down
counter and a digital-to-analogue converter is
employed.

The companding logic network monitors the

output bit code, and depending on the formulated
companding law and the history of the output bit
code, changes the step size of the digital integrator
by modifying the counting process of the bidirec
tional counter.

Fig.2.2:

The Block Diagram of the
Implemented IADM System

Recovered
Clock

K

DECODER

Channel

LOW-PAS^-Ana log ue
FILTER Output

i

COMPANDING
LOGIC

i

OJ
VO
I

Fig.2.3 :

A Functional Block
Diagram of the Imple
mented IADM Coder

COMPANDIN
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Channel

i
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O

I
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A stable clock determines the bit rate of the system
and controls the sampling process of the D-type
flip-flop, as well as clocking the up/down counter
and the companding logic network.
The operation of the DM decoder is essentially the
same as that of the coder, with the exception that
there is no comparator in the decoder.

The same

bit stream is available to both the receiver
decoder and the local decoder, and therefore the
quantized analogue output of the receiver decoder
should be identical to that of the local decoder,
and consequently the analogue output of the low-pass
filter should closely approximate the original input
signal.

_

The following sections detail the design and imple
mentation of each of the functional units in Figure
2.3.
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2.3

DESIGN AND IMPLEMENTATION

2.3.1

PARAMETER SELECTION

The primary parameters which have been chosen inde
pendently , even though they affect the system
performance in different ways, are:
•

the type of companding (which has been chosen
to be instantaneous companding with nonlinear
counting);

•

the sampling frequency (which has been chosen
to be between 10 and 30 MHz);

•

the companding ratio;

•

the type of integration.

THE

COMPANDING

RATIO

The companding ratio is by definition the ratio of
the largest step size to the smallest step size.
It is a measure of the dynamic range advantage
resulting from the companding algorithm, hence if
an extension of the dynamic range is required, the
companding ratio has to be increased.
The selection of the companding ratio is governed
by three factors:
(1)

the required dynamic range;

(2)

the complexity of the resulting ADM circuitry;

(3)

the desired system error performance.
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A small companding ratio results in high SQNR's but
limited dynamic range, whereas large companding
ratios result in limit cycles and consequently,
reduced SQNR's but wider dynamic ranges.

A trade

off situation exists between SQNR and dynamic range,
and the optimum will depend on the intended appli
cation of the DM coder.

In general, for wideband

applications companding ratios of 13 dB are not
uncommon [2.16].

In our case a companding ratio

of 24 dB was the design goal, and is thought to be a
reasonable compromise for a practical digital IADM
employed for wideband applications.

TEE

TYPE

OF

INTEGRATION

A single integration DM (SIDM) system is uncondi
tionally stable [2.70], but has a disadvantage of
low SQNR's.

Double integration DM (DIDM) systems

have higher peak SQNR's but have stability problems
[2.63] [2.64].
By assuming that speech can be represented by a
single 800 Hz sinewave, de Jager [2.2] empirically
derived formulae for peak SQNR for both SIDM and
DIDM as:
f 3/2
(SQNR)peak

=

°i T 77 -I72
* o

for SIDM

=

f 5/2
C2 — s i .A
f.f
o

for DIDM
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where:
Ci

=

0.2

c2

=

0.026

f
s
f

=' the sampling frequency
=

audio frequency signal

fo

=

audio bandwidth

Thus the DIDM advantage over SIDM for higher
sampling frequencies becomes obvious.

However, even

if the stability problem is overcome, DIDM is less
suitable for fast adaptive algorithms with large
step-size changes, since the resulting large over
shoots degrade the available SQNR's [2.50].

We

have employed single integration in this project
because of its compatibility with digital integra
tion.

THE

COMPANDING

ALGORITHM

The key features of a companding algorithm are:
(1)

the bit-memory length - which is the number
of bits taken into account before deciding
a step-size change;

(2)

the up/down ratio - the ratio of the number
of successive idential bits ('l') after which
the step size is increased to the ratio of
the number of identical bits, '0*, after which
the step size is decreased.

(3)

the step-size change factor.
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IADM systems with short bit-memory lengths, like the
Jayant 1-bit memory system, have a problem of limit
cycles and a low tolerance to transmission errors.
On the other hand, large bit-memory lengths give
high SQNR's but reduced slope overload capability.
We have selected a bit-memory length that can be
varied from 4 to 7 bits allowing the selection of
the desired tolerance to transmission errors.
The up/down ratio, ni/n£, means that the step size
is increased after n x identical bits (11 1) and
decreased after n2 identical coinplementary bits (10 1) .
Thus Jayant's scheme described above has 1/1 up/down
ratio - as described before, such systems have a
limit cycle problem.

From experimental measurements

done by Eggermont and Dijkmas [2.50] we conclude that
slowing down the decrease of step size (nx < n2)
results in degradation of peak SQNR, and slowing down
the increase of step size (nx > n2) contributes a
strong harmonic component to the quantizing distor
tion, and that the best performance is obtained for
symmetrical increase and decrease algorithms.

Our

system consists of a symmetrical increase and decrease
algorithm with selectable up/down ratios: 4/4, 5/5,
6/6, and 7/7.
As will be seen in Section 2.4.3 and Section 2.5.1,
the step size change factors are four:

1, 6, 10 and

16, where the smallest step size is normalised so
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that it is unity.

As expected, the small step size

change gives the highest peak SQNR but also the
slowest response.

2.3.2

LOOP DESIGN CONSIDERATIONS

Loop design is important in fast ADM systems which
operate at high sampling rates, since proper opera
tion of the coder requires that the decision taken
in one clock instant be propagated around the feed
back loop in time to fully influence the decision
of the D-type flip-flop in the next clock, otherwise
the effective speed of the companding algorithm is
impaired.

Thus, the control of propagation delay

around the loop becomes a major design consideration
at high sampling rates.
Figure 2.4 shows the hardware realization of the DM
loop components, and these are:
flip-flop;
lator;

the up/down counter;

the DAC;

the sampling D-type
the ECL-TTL trans

and the forward path.

In order

to minimize the propagation delays, the following
steps were taken:
(1)

Only high speed logic devices have been
employed.

In the forward path the propa

gation is 9 ns (Section 2.3.3) and in the
feedback path, it is 31 ns (Section 2.3.4).
(2)

The pattern detector has been put outside the
feedback loop, hence its propagation delay
does not degrade the loop response.
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Other factors which can inhibit fast propagation of
information around the loop are the comparator
hysteresis and the Schmitt trigger hysteresis.
Comparator hysteresis slows down the response of
the comparator for a large difference in the input
signals, and it is proportional to the gain of the
amplifier [2.22],

Hence comparator hysteresis is

controlled by use of inherently high speed devices,
and a sufficiently low voltage gain.

For the

comparator employed, pA733, a gain of 10 was found
to give negligible differential overdrive recovery
times.
Hysteresis in the Schmitt trigger can be controlled
by a sufficiently high gain in the forward path in
order to make the hysteresis width small relative to
the step size.

For our case, the hysteresis width

was approximately 200 mV and the forward path gain
was 300 mV, making the effective hysteresis of the
trigger 2-3 mV.

2.3.3

The step size employed was 4 mV.

THE FORWARD PATH

The forward path consists of the high speed compar
ator, the error amplifier, the Schmitt trigger, and
the D-type flip-flop as can be seen in Figure 2.4.
Table 2.1 shows the type of IC *s employed in the
forward path implementation and response times.
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TABLE

Function

2.1

IC

Type

Propagation
delay
(Typical)

comparison

VA

error amplifier

2 x MC-10116

2

Schmitt trigger

MC- 10116

2.►2 ns

D-type flip-flop
(sampling)

MC- 10131

3.,3 ns

733

The

comparator

is o p e r a t e d

and

interfaced

with

the

2..5 ns
X

at a v o l t a g e

ECL error

2.2 ns

gain

amplifier,

of

10

MC-10116,

with a resistive TTL-ECL translator with a gain of
h*

The error amplifier (2 x MC-10116) has a

forward gain of approximately 60, and a total propa
gation delay of 4.4 ns.

The Schmitt (1 x MC-10116)

has a propagation delay of 2.2 ns and hysteresis of
200 mV.

Thus the total propagation delay from the

comparator to the input of the sampling flip-flop
is approximately 10 ns.

2.3.4

THE INTEGRATOR

There are several ways of providing digital integra
tion in DM systems [2.74];

these include the up/down

counter, the bidirectional shift register, and the
adder plus register, all of which are followed by a
DAC that generates the required quantizing characterestic.

A digital integrator provides a near
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perfect integration since it has infinite memory.
Because of this fact, it has not been popular, as
transmission errors do not decay to zero.

In con

ventional analogue integration systems [2.2] slow
leakage in the analogue integrators allowed errors
to decay with a defined time constant.
The advantages of digital integration are the
precise control of the step size, and the ease of
providing companding algorithms.

One strong

reason for using digital integration was the need
for a coder which could operate over a wide range
of sampling frequencies without modification.

In

analogue integrators, the step size depends on the
integration interval, that is, the clock period;
therefore if the clock period is changed, the step
size changes unless the integrator is modified,
whereas in digital integration the step size depends
on the resolution of the DAC, and will be constant
depending only on the bandwidth of the DAC.

In the

receiver, digital integration allows the digital-toanalogue conversion to be left to the very last stage
in the signal processing, avoiding the use of high
grade amplifiers and carefully matched pulses.
We have implemented a digital integrator which uses
an up/down counter.
8-bit DAC.

The up/down counter feeds to an

Since the counter has ECL-output levels

and the DAC requires TTL input levels, an 8-input
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8-output ECL-to-TTL translator is required.

Table

2.2 summarizes the components employed in the digi
tal integrator.

TABLE

Function

2.2

Propagation delay

Logic type

Counter

MC-10137 4

ns

ECL

Translator

MC-10125 4.5

ns

ECL-TTL

DAC

HDS-0820 20

ns

TTL

THE

INTEGRATION

CHARACTERISTIC

The up/down counter consists of two 4-bit decade
counters tied together synchronously, hence the
counter counts to 100.

The output of the two

counters is an 8-bit binary code which drives the
DAC whose mode of operation is 'straight binary',
hence the integration characteristic has discontin
uities after every 10 clock pulses, as seen in
curve 2 of Figure 2.5.
If the counters had been two hexadecimal counters,
the integration characteristic would be the uniform
quantized characteristic of curve 1.

Though curve

1 would provide higher SQNR's, the onset of slope
overload would occur at very low frequencies.

Thus

the deliberate nonlinear counting provides better
slope tracking capability for the uncompanded DM coder.

DAC QUANTIZATION LEVEL
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F i g . 2.5:

The Quantization Characteristic
of the Digital Integrator
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Since the selected mode of operation for the DAC is
'straight binary', the input bit code (0000 0000) to
the DAC corresponds to 0 volts.
tion has positive excursions only.

Therefore integra
This implies

that DM system will track positive signals only
unless a DC-shift on the input signals is provided.
Thus the lower bandwidth limit of the DM coder has
been designed to be 0 Hz.
If the counter starts to count from (0000 0000) ,
after 100 clock instants it will have an output bit
code of (1001 1001), that is, it will be full.

This

corresponds to a quantized level of 153 on a full
range of 256 (8 bits).

The DAC is designed to have

an analogue range of 1.024 v, that is, if input bit
code (1111 1111) corresponds to analogue output of
1.024 v, then (1001 1001) corresponds to 612 mV.
Thus the ADM coder is capable of encoding a sinus
oidal signal with a maximum peak-to-peak amplitude
of 612 mV.

STEP

SIZE

GENERATION

As explained above, the maximum-analogue output of
the DAC is 1.024 v, and it has a resolution of 28,
and therefore has a least significant bit (LSB) of
magnitude 4 mV- which corresponds to the minimum
step size of the ADM system.

At each discontinuity

(after every 10 clock pulses) a combination of
input bit codes totalling 6 LSB is skipped or the
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quantization characteristic increases by LSB, thus
giving another step size inherent in the nonlinear
counting process.

2.3.5

SYSTEM COUNTER CONTROL (SCC) LOGIC

Two 4-bit bidirectional decade counters have been
tied together to produce a single 8-bit counter referred to here as the System Counter.

The logic

output bit code (0000 0000) corresponds to the
'EMPTY' condition, that is, idle channel conditions.
The output bit code (1001 1001) corresponds to the
'FULL' condition, that is, maximum signal condi
tions or overload conditions.

These states are

referred to as the 'critical' states.
Once the system counter reaches the 'FULL' state
and it is still being directed to count up, it will
overflow, that is, reset to the 'EMPTY* state.
Similarly, if the counter reaches the 'EMPTY', and
it is still being directed to count down, it will
underflow, that is, set to the 'FULL' state.

Thus

both conditions lead to major system errors since in
both the overflow and the underflow, the quantized
feedback signal immediately loses track of the input
signal, leading to large errors in the decoded
signal.
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The major function of the SCC logic therefore, is
to monitor these critical states in order to ensure
that when the system counter reaches either state,
it can only go into the 'HOLD* mode or reverse its
direction of count.

DESIGN

CONSIDERATIONS

The block diagram of the counter control scheme is
shown in Figure 2.6.

Thus the SCC logic consists of

the Counter Empty Monitor (CEM), the Counter Full
Monitor (CFM) , and the Operating Mode Control logic
(OMC).

The operating mode of the System Counter is

selected by the set (S1,S2), and is a function of
the output bit stream, Qr , and the inputs E and F,
which are outputs from CEM and CFM respectively.
The function select table (Table 2.3) shows how the
set (S1,S2) selects the desired operating mode.
The OMC selects the 'HOLD* mode of operation on the
appearance of a critical state in the output of
either the CFM or CEM.

The overall effect of the

SCC logic is to increase the propagation delay around
the loop and thereby to degrade the high speed
capability of the ADM coder.

From
Schmitt
Trigger

F i g ♦2.6 :

The Block Diagram of the
System Counter Control
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TABLE

2.3

S2

Si

Operating mode

0

0

Programme

0

1

Count Down

1

0

Count Up

1

1

Hold

Define:
T

=

the bit period

T

=

the propagation delay of the OMC

=

the propagation delay of the

al
T.
dz

decade counter
T.
d3

=

the larger of the propagation
delays in CEM and CFM

An important design criterion for the SCC logic is
that control function be completed in less than one
bit period, that is, a necessary condition for a
successful SCC operation is:
T

di

+ T

d2

+ T

da

< T

The following points are noted:
•

T^

adds directly to the loop propagation delay

of the ADM coder, hence it is absolutely neces
sary to minimize circuitry in OMC.
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•

if the counter control loop propagation delay,
Tn + T_ + T- , is not minimized, it could set
di
d2
d3'
'
the upper bound on the maximum bit rate of the
ADM coder.

Thus it is necessary to employ

high speed logic in the SCC logic.

DESIGN

AND

IMPLEMENTATION

The CEM monitors the output states of the counter,
and gives a '1' once the counter is in the 'EMPTY1
condition.

Since it monitors an all-zero state, a

simple 8-input NOR gate is sufficient.
The counter 'FULL' condition corresponds to the
output logic state (1001 1001) from which it can be
seen that the condition of the coincidence of the
four 'l's in the first, fourth, fifth and eighth
digits occurs only during the 'FULL* condition.
Thus CFM logic monitors the simultaneous occurrence
of the four 'l's in the output bit code and gives
an output '1' when this occurs, hence a simple
4-input AND gate is sufficient.
The OMC logic determines the operating mode of the
counter depending on the output data stream, Qr ,
and the output, E, from CEM and F from CFM.

The

truth table for the OMC logic operation is shown in
Table 2.4.
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TABLE
TRUTH

TABLE

2.4

FOR THE

OMC

LOGIC

Qr

E

F

Si

s2

0

0

0

0

1

Count

0

0

1

1

1

Hold

0

1

0

1

1

Hold

0

1

1

1

0

0

1

0

C o u n t Up

1

0

1

1

1

Hold

1

1

0

1

1

Hold

1

1

1

*

Operating Mode

Impossible*

Down

X

Impossible*

X

t h e c o n d i t i o n E = l , F = l , is n o t p o s s i b l e
since the c o u n t e r cannot be b o t h full and
e m p t y at the s a m e time.

THE KARNAUGH MAP SIMPLIFICATION
From

Table

2.4

the

following

Karnaugh maps

drawn:

TABLE

For

(a)

S2

2.5
For

(b)

S\

can be
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Taking the maxterms for both Karnaugh maps, we have:

2

S

=

Qr + E + F

(Eq. 2.1)

=

Qr + E + F

(Eq.2.2)

In both equations, once E or F = 1,

= (1,1),

( S lrS 2 )

Even if Qr changes state, the system will not respond,
that is, we have a control latching problem.

This was

easily solved by noting that, for the counter to reach
the 'FULL1 condition, it could only have been counting
up, that is, the condition S2 = 1 is set by Q

= 1,

hence F = 1 is not required in Equation (2.1) as this
is automatically achieved by the input conditions.
Thus Equation (2.1) can be modified to:

So

=

C> + E

(Eq. 2.3)

Similarly for Equation (2.2)

Si

=

Qr + F

( E q . 2.4)

which results in a simplified circuit for the OMC logic
Figure 2.7 shows the block schematic of the SCC logic,
emphasizing the realization of the OMC logic with ECL
logic devices which effectively adds only one EX-OR
gate in the ADM feedback loop.

All the logic

functions in the CEM, CFM and OMC were implemented

Fig. 2.7:

Data Out
The Schematic Diagram of the
System Counter Control
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with the fast EX-OR ECL devices, MC-10107, with
typical propagation delay of 2.2 ns, hence the
additional propagation delay due to the OMC logic
is only 2.2 ns.
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2.4

2.4.1

COMPANDING LOGIC

THE COMPANDING STRATEGY

From the integration characteristic of Figure 2.5,
curve

2,

it can be seen that the characteristic

consists of fairly linear regions broken by a
discontinuity at every tenth clock instant.

The

first counter (counter with the four least signif
icant bits) is the only one counting in the linear
regions, whereas the second counter (counter with
the four most significant bits) is responsible for
shifting up the characteristic at the points of
discontinuity.

Our companding strategy is to

increase the slope of quantization characteristic
by advancing in time the points of discontinuity.
That is, whenever a slope overload condition is
experienced the second counter is enabled.

This

increases the step size from A to 10A with a prob
able maximum of 16A including the discontinuity.
We note, however, that large step-size changes give
rise to coarse quantization, hence a degradation in
performance.

Therefore it is important that after

the slope overload condition has been removed, the
step size be reduced to the smallest step size to
minimize granular noise.
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In order to implement this companding strategy it
is important that:
•

the companding instruction be ignored if Counter
2 is empty and the system counter is counting
down;

•

the companding instruction be ignored if Counter
2 is full.

THE

ALGORITHM

The companding logic network derives its information
about the slope overload condition from the trans
mitted bit stream, Qr .

It interprets a consecutive

succession of identical bits as an indication of
slope overload, and then enables Counter 2.

The

circuit complexity of the companding logic is deter
mined by n, the bit-memory length.
is made variable from 4 to 7.
any value;

In our case, n

In general, n can be

however, in fast ADM systems, n is

usually less than 8 [2.7].
The companding logic network, as seen in Figure 2.8,
consists of:
(1)

the Pattern Detector - a logic network of
memory length, n, which monitors the output
bit stream and stores the present and the
past n-1 bits.

The Pattern Detector gives an

output of "l1 whenever n identical consecutive
bits are received;

Bit 5

To DAC

6
7
8

CTs

Ui

F i g .2.8:

The Block Diagram of
the Companding Logic
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(2)

the Counter Enable (CE) logic, which enables
Counter 2 whenever companding is required;

(3)

a separate Companding Counter Control (CCC)
logic for Counter 2.

Once the Pattern Detector receives n identical bits,
the CE logic enables the Counter 2 in the next clock
instant, resulting in a step-size change of 10 A.
The CCC logic ensures that Counter 2 is enabled only
if it is not in any of the critical states.

Counter

2 will be enabled until a complementary bit is
received in the Pattern Detector, when the companding
instruction will be removed.
Define:
P

=

output of

the Pattern Detector;

C

=

the carry out of Counter 1;

E

=

output of the CE logic;

then P = 1 when companding is required, and Counter
2 is enabled through its carry-in input by E = 0
from the CE logic which makes its decision on the
basis of P and C.
The next three sections deal with the design and
implementation of the above three components of the
Companding Logic network.

The major design criteria

are high speed and simplicity of circuitry.

67

2.4.2

THE PATTERN DETECTOR

The bit-memory length of the Pattern Detector depends
on the required degree of sensitivity of the compan
ding scheme.

The previous bits are stored in the

Pattern Detector only if they are similar, and a
companding instruction, P = 1, is issued if the past
n-1 bits are identical to the present n-th bit for
an n-bit memory length Pattern Detector.

DESIGN

The block diagram of the Pattern Detector is shown
in Figure 2.9.

The sampling flip-flop, FFl, of

the coder is used as the first memory stage.

The

EX-NOR gate gives a 11 1 whenever the previous two
bits, Qr and Qr

are identical.

Should the con

secutive bits continue to be identical, a "l1 is
propagated along the remaining flip-flops until it
appears at the Q output of the flip-flop which
corresponds to the desired memory length.
Should the bit stream be broken at any time, that
is, should Qr ^ Q

lf then all the flip-flops behind

the EX-NOR gate will be reset by the complementary
output of the EX-NOR gate.

The sampling flip-flop,

FFl, then stores Qr , which now becomes the first bit
of another possible sequence of identical bits.
Thus once the bit stream of identical bits has been

F i g .2.9 :

Pattern Detector Schematic

CTn
00

n=4
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interrupted it will need another string of identical
bits to build up to the required memory length again
before a companding instruction is initiated.

IMPLEMENTATION

High speed logic devices are used to ensure that the
propagation delays of the Pattern Detector are kept
to a minimum.

The memory devices are D-type flip

flops, ECL MC-10131, with typical propagation delays
of 3.3 ns.
The Pattern Detector was mounted on a separate PCB
from that of the main PCB of the ADM coder to allow
flexibility of design, and also to avoid heating
problems on the main PCB due to having too many IC1s
on the same board.

The circuit schematic details

are shown in Appendix A.

2.4.3

THE COUNTER ENABLE (CE) LOGIC

The CE logic interprets the output of Pattern
Detector, P:
P

=

1 as Compand"

P

=

0 as ‘Don't compand*

and interprets carry out signal, C, from Counter 1
as:
C

=

1 as 'Hold Counter 2*

C

=

0 as *Enable Counter 2*

The truth table of the CE logic is shown in Table
2.6 below.
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TABLE

2.6

TRUTH TABLE OF THE CE LOGIC

c

p

E

0

0

0

0

1

0

1

0

1

1

1

0

The output of the CE logic, E, enables Counter 2 if
E = 0.

Thus the truth table says Counter 2 should

be enabled at all times except on the simultaneous
reception of the 1don1t compand" (P = 0) and "Hold'
(C = 1) instructions.

From the truth table, the

required logic equation is:
E

=

CP

This was realized with the ECL EX-OR gates, MC-10107.
The schematic block diagram is shown in Figure 2.10.
This circuit was incorporated into the main PCB of
the ADM coder.

2.4.4

THE COMPANDING COUNTER CONTROL (CCC) LOGIC

The functional objectives of the CCC logic are
identical to those of the System Counter Control
logic, except that this time only Counter 2 is being
controlled.

Thus for the "FULL" condition of

Counter 2, we have a 2-input AND gate as a monitor

Fig ,2, 10a :

The Enable Logic Diagram

P

F i g .2.10b :

Implementation with ECL
EX-OR Gates

I
-JI
I
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logic and for the 'EMPTY1 condition we have a
4-input NOR gate.
The outputs of these two monitor circuits are used
to control (S2,S!) into Counter 2, hence Counter 2
is doubly controlled,

first by the SCC logic and

secondly by the CCC logic.

These control signals

are OR'ed together to control Counter 2 as shown
in Figure 2.11.

All circuits are realized with

ECL EX-OR gates and are incorporated into the main
PCB of the ADM coder.

F i g .2 . 1 1 ;

The Block Diagram
of the CCC Logic
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2-5

TIMING

All the transmitter digital processes are controlled
by a stable clock, hence a suitable clock distribu
tion scheme has been developed.
The clock sets the bit rate of the system.

In our

case it can be varied from 10 MHz to 30 MHz.

It

consists of an emitter coupled oscillator, MC-1648,
which requires an external parallel LC tank and has
stability of ±0.001%.
The schematic block diagram is seen in Figure 2.12;
only the capacitor, C, is variable.

The output

of the oscillator is preamplified, amplitude-limited
and buffered for distribution to the DM coder, the
scrambler, the DPSK logic encoder, and the compand
. ing logic.

The clock generator is mounted on a

PCB on its own, and the buffered outputs are
complementary signals which enable the clock distri
bution to be effected with twisted pair wire.

The

full circuit details of the clock generator are in
Appendix A.

ADM Coder
jse>
-

Scrambler &
J2PSK Logic
Oscillator

Amp.

Schmitt
Trigger

Ln
Companding
Logic

F j q .2.12 «

The Schematic Diagram of the
Clock Distribution Scheme
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2.6

POWER SUPPLY DISTRIBUTION

The transmitter digital section consists of the
clock generator, the main DM coder, the Pattern
Detector, the scrambler and DPSK logic mounted on
four separate boards.

It is therefore important

to isolate them from each other to avoid any
unwanted coupling between them.
A power distribution board was implemented as shown
in Figure 2.13.

Care is taken to ensure that

boards that could possibly interfere with each
other are not fed from the same point.
circuit details are in Appendix A.

The full

F i g .2.13:

The Schematic Diagram of
Power Distribution Scheme

ADM
Coder

Scrambler and
Companding Logi

Clock Generator
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2-7

THE ADM DECODER

The decoder receives regenerated data from the
scrambler.
the decoder.

Figure 2.14 shows the block diagram of
The operation of the decoder system

is almost exactly identical to that of the local
decoder in the transmitter with the exception of
the comparator - no comparison is done in the
decoder.
The received data from the descrambler is regener
ated by the differential line receivers and then
fed into the Error Propagation Limiting circuit
which can be switched out of the system at will.
This received data is also fed to the companding
logic.
The counter control circuits, companding logic, the
up/down counters, translators, and the DAC are
identical to their counterparts in the transmitter.
The output of the DAC is followed by a low-pass
filter whose output is amplified to give the final
analogue output of the system.

Data from
Descrambler

Output
Line
Receiver

-U

Clock from
Clock
Recovery
Line
Receiver

F ig .2.14 :

The Block Diagram
of the ADM Decoder
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2*8

IMPLEMENTATION CHARACTERISTICS

The design and implementation of the ADM codec went
through three stages to reach the final configura
tion.

The first was the uncompanded DM coder on

PC board.

It employed a lower cost digital-to-

analogue converter, Datel DAC-08BC, with current
settling times of 85 ns.
The Clock Generator and voltage regulators were on
the same PC board as the main DM coder unit.

This

circuit revealed a serious system noise problem at
.

the test sampling frequency of 10 MHz.

The analogue

and digital circuits shared the same ground, and
consequently the system noise which was synchronous
with the clock appeared on the analogue input signal.
The circuit also revealed that the basic DM coder
system did not have any serious flaws in design such
.

as common moding.
The second stage was an improved circuit with proper
grounding (analogue and digital grounds substantial
and common at one point only) and a layout that
ensured proper routing of sensitive signals such as
the clock and analogue input.

The Clock Generator

and the power supplies were on separate PC boards.
The output of the Clock Generator was buffered to
provide a two phase clock which feeds the DM coder
differentially to improve noise performance.

This
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circuit enabled extensive performance tests on the
coder, such as the linearity of the quantization
characteristic, the overload limits of the coder and
the effectiveness of the control circuitry, as well
as the general stability of the coder.
With a sampling rate of 10 MHz, the DAC employed was
operating at its

upper frequency limit, and it

became clear from the tests that, for higher
sampling rates, a very fast DAC would be required,
hence the use of the Analogue Device*s DAC, HDS 0820,
with current settling times of 20 ns - this is the
single most critical component in the coder in terms
of cost.
The third and final configuration employed the fast
DAC, HDS 0820 and also incorporated the adaptive
circuits.

All signal outputs are buffered to

provide complementary signals, and interconnection
between the boards was achieved with short twisted
pair wire.

All line receivers were differentially

driven to improve isolation between the circuits.
The result was a system which exhibited a highlyreduced noise problem, and a good high frequency
performance, as will be seen in the tests in Section
2 .1 0 .

The uncompanded DM coder consists of 19 IC's, and
the decoder of 17 IC*s.

The photographs of the DM

coder and decoder hardware reliazation are shown
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in Figure 2.14A.

It shows the striking similarity

in implementation between the circuits in order to
match their frequency response characteristics.
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Coder

Decoder

F i g . 2 . 14A:

T h e h a r d w a r e r e a l i z a t i o n of
the A D M coder and decoder
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2 -9

2.9.1

ERROR PROPAGATION LIMITING

THE EFFECT OF TRANSMISSION ERRORS IN DM SYSTEMS

Transmission errors will occur in a practical DM
system.

It is therefore desirable to minimize the

effect of these transmission errors.

LDM systems

with single integration are robust to channel errors
since a single transmission error only causes a
DC-shift, whereas it can cause instability in DIDM
systems [2.64].
In ADM systems each transmitted bit carries more
information due to the companding, hence the effect
of a transmission error is worse than for LDM
systems.

In the companded ADM system with digital

integration employed in this project, a transmission
error will cause two effects:
(1)

a wrong direction of counting of the up/down
counter in the decoder, resulting in a step
size of wrong polarity;

(2)

a wrong companding instruction.

These two effects result in signal waveform distor
tion and the mistracking of the coder and decoder
algorithms.

The step-size errors resulting from

the transmission error will persist indefinitely
due to the 'infinite* memory of digital integration
and the system will only recover when the counter
reaches an upper or lower limit in its range.
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THE

SELECTION

OF

THE

ERROR

CORRECTION

TECHNIQUE

It is desirable in the ADM system that the effects
of both errors mentioned above diminish with time,
otherwise the severity of the distortion may increase
to the point where the ADM system is not usable.
Several techniques for correcting transmission errors
in ADM systems have been described by Scheinberg and
Schilling [2.79].

Error concealment as well as true

error correction techniques are undesirable for DM
systems, since they result In- high redundancy.

For

example, a single parity digit results in a redund
ancy of 100% in the transmitted word.

Hence suitable

methods are those which only minimize the effect of
transmission errors - Error Propagation Limiters.
The methods considered for possible application in
this project were:
(1)

the direct approach;

(2)

leaky integration;

(3)

signalling the magnitude.

In the direct approach the encoder periodically up
dates the contents of the counter in the decoder by
sending a PCM word corresponding to the output bits
of the counter in the transmitter.

This technique

was not adopted due to its complexity of implemen
tation in relation to the overall system, particu
larly the additional circuitry required for clock
synchronization circuits, and extraction of the PCM
word.
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Effects of channel errors can also be minimized by
introducing a leaky integrator in the feedback loop
of the encoder and in the decoder [2.64],

In this

case, the error decays at a defined time constant.
Slow leakage into digital integrators is undesirable
[2.74], and depending on the type of digital inte
grator employed, it may not be easy to achieve.

In

our case it would require complex additional
circuitry to decrease the contents of the counters
in both the coder and decoder at a defined rate.

2.9.2

SIGNALLING THE MAGNITUDE

This technique was proposed by Candy [2.74], and has
been employed in this project.

It involves coding

the output bit stream of the ÂDM system (which carries
information about the changes in the amplitude of the
input signal) to a bit stream which contains informa
tion about the magnitude of the input signal.
It has been adopted in this project because:
•

it is simple, and does not involve complex
additional circuitry;

•

it codes the bit stream without increasing
the data rate of the system;
does not introduce redundancy.

that is, it
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For symmetric signals, such as sinewaves, the most
significant bit of the counter indicates the polarity
of the signal, and the remaining bits describe its
magnitude, negative magnitudes being in 2's comple
ment format.

Therefore, to communicate changes in

magnitude rather than changes in amplitude, the most
significant bit (MSB) of the counter is used to code
the output bit stream.

That is, whenever the MSB

is 'O', the transmitted bit is inverted, and
reinverted at the receiver under the control of the
MSB in the receiver counter.
the scheme clears a bit error:

Figure 2.15 shows how
a single positive error

is wiped out at the positive zero crossing of the
desired signal, or the negative zero crossings of the
erroneous signal.

Negative zero crossings of the

desired signal clear negative errors, and positive
zero crossings of the erroneous signal correct nega
tive errors.
An inherent limitation of the scheme is that the
receiver is unable to detect the absolute polarity
of the signal.

This situation may occur under

false start-up conditions or loss of synchronization
but once the system is in lock, the polarity is main
tained.

A bit error cannot cause an inversion of the

signal, since overflow and underflow of the counters
is avoided by the action of the System Counter
Control logic.

The speed of error recovery depends

on the frequency of the zero crossings of the input
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F i g . 2.15:
.........

W a v e f o r m s for t h e
Error Coding Scheme
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IMPLEMENTATION
Figure 2.16 shows how the ADM coder and decoder were
modified to incorporate the Error Propagation Limiter
circuit.

The exclusive-NOR operation was realized

with the ECL EX-NOR gates, MC-1Q107.
In the transmitter, the Error Propagation Limiter is
incorporated into the scrambler circuit PCB, and In
the receiver it is incorporated Into the main ADM
coder PCB.

The error propagation circuits can be

switched in and out of the system at will.

Input

ADM
CODER

_

_____

*J

MSB

F i g .2 .16 :

The Block Diagram of
the Error Coding Scheme
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2.10

2.10.1

'

EXPERIMENTAL RESULTS

Sine Wave Approximations:

The Figures 2.17a to 2.17k bring together the
performance features of both the companded and the
uncompanded DM system in tracking sine wave inputs.
The tests are carried out at the sampling frequency
of 10 MHz with the coder and decoder tied back-toback.

(1)

Figure 2.17a shows a typical coding characteristic
of the companded DM system for a 10 KHz sine wave
without the DC—shift in the input.

The coder

tracks only the positive half of the waveform.

(2)

Figure 2.17b shows C, the locally decoded (600 mV)
10 KHz sine wave with a DC-shift at the input.
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Fig.2.17a: A - Input signal
B - Locally decoded signal
C - The NRZ bit stream

Fig.2.17b: A - Input
B - The NRZ bit stream
C - Locally decoded signal

93

(3)

Figure 2.17c shows B, the decoded signal at the
receiver decoder after the low-pass filter and
amplifier.

It can be seen to closely approxi

mate the input.

(4)

Figure 2.17d shows the clipping action of the
System Counter Control logic on a 10 KHz locally
decoded sine wave input.

During clipping (the

maximum and minimum limits) a string of either
'l's or '0's is transmitted.

(5)

Figure 2.17e shows the behaviour of a locally
decoded 50 KHz signal, B, and the bit stream,
C, during a slope overload condition.

(6)

Figure 2.17f shows a sine wave input at 100 KHz
with peak amplitude of 500 mV being coded with
the uncompanded coder.

The triangular waveform

of the locally decoded signal shows that severe
slope overload is experienced.
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Fig02.17c:
"
-

A - Input
g _ Output of the receiver decoder
after low-pass filter

Fig.2.17d: A - Input
B - Data stream out
C - Locally decoded signal
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Fig02.17e: A - Input, 50 KHz
B - Locally decoded signal
C - Data stream

Fig.2017f: Input - sine wave, 100 KHz
Output - triangular wave
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(7)

Figure 2.17g shows how the companded system
with n = 4 tracks the 100 KHz sine wave of
Figure 2.17f above.

In Figures 2.17h, 2.17i

and 2.17j, the bit memory length, n, has
changed to n = 5, n = 6, and n = 7, respec
tively.

They all show close waveform tracking

of the 100 kHz waveform.

(8)

Figure 2.17k shows the excellent tracking cap
ability of the coder and decoder companding
algorithms of a sine waveform at 100 KHz with
the fastest algorithm n = 4.
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Fig.2.17g: Input - sine wave, 100 KHz
Output - superimposed discontinuous
waveform
n = 4

Fig.2.17h:

n = 5
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Fig.2017i: n = 6

Fig.2.17j: n = 7
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Fi g.2.17k: A - local decoder output
B - receiver decoder output
n = 4
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2.10.2

Square Wave Tests

The step response of the system enables the
assessment of the general stability and coding
characteristics of both the companded and
uncompanded coders.

The square wave tests are

carried out with a sampling frequency of 10 MHz.

(1)

Figure 2.18a shows the quantization character
istic, B , of the uncompanded coder.

The linear

regions and the discontinuities are shown.
There is no DC-shift in the input.

The slew

rate of the coder is calculated to be 60 mV/ys
from this characteristic (scale: 100 mV/cm
vertically and 2 ys/cm horizontally).

(2)

Figure 2.18b:

Equal number of 'l's and '0's

are seen, B, at the zero slope region, and
slope overload is experienced during fall and
rise times of the square wave.
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Fig,2018a: A - Step input
B - Locally decoded step response

Fig02.18b: A - Input
B - Bit stream
C - Locally decoded response
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(3)

Figure 2.18c:

A DC-shift has been introduced in

the input, hence an equal number of 1l's and '0's
is seen during all the zero slope periods, as well
as symmetrical slope overload conditions, B.

(4)

Figure 2.18d:

An expanded view, B, of how closely

the uncompanded DM coder tracks a level signal at
linear regions of the quantization characteristic.
High frequency noise (idle noise) is present and
can be filtered out easily.

(5)

Figure 2.18e:

The uncompanded coder tracks the

input DC level whose amplitude lies in the discon
tinuity region of the quantization characteristic.
It is tracked with an oscillation (B) of amplitude,
6A, and frequency of

(6)

%f

s

(5 MHz).

Figure 2.18f explains the operation of the compan
ding logic.

A companding instruction, B = 1, is

issued during periods of long sequences of iden
tical bits, that is, for inputs of 0 volts,
and also during the rise and fall times of the
square wave.

Once the square wave signal reaches

steady state, it is tracked properly, hence an
equal number of 'l's and '0's follows, which then
results in B = 0 (no companding).

In this figure,

waveform, C, corresponds to the decoded square wave
but the companding logic output is disconnected
from the uncompanded DM coder.
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Fig02018c: A - Input
B - Bit stream
C - Locally decoded response

Fig.2.18d: A - Input
B - Locally decoded response
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Fig.2.18e: A - Input
B - Locally decoded response

Fig02a18f: A - Input
B - Companding instruction
bit stream
C - Locally decoded response
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(7)

Figure 2.18g:

Before the rising edge of the square

wave, a series of 10's follow each other, hence
B = 1.

But when the square wave starts to rise,

a series of 1l's follow each other;

this change

of bit stream results in a negative pulse ,(no
companding), as can be seen in Figure 2.18f, an
expanded view of which is Figure 2.18g.

For a

horizontal scale of 500 ns/cm, it can be seen that
its pulse width, B, is 400 ns - which agrees with
the design value of n = 4 and a bit period of
100 ns.

(8)

Figure 2.18h:

Maximum step size (16A) is gener

ated if the input signal level is near the
discontinuity regions, one or two quantization
levels below, say.

The step response for the ADM

system is carried out with this value of input
signal since it represents the worst condition.
Figure 2.18h shows the step response with n = 4;
a limit cycle exists.

The same response is

obtained for n = 5, as shown in Figure 2.18i.
The frequency of oscillation is (fg/2n) MHz.
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Fig02018g: A - Input
B - Companding instruction
(expanded)

Figu2018h:

Step response for n = 4 near
region of discontinuity

-

(9)

Figure 2.18j:
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For n = 6, the response converges

quickly to the desired signal level.
Similarly for n = 7, as seen in Figure 2.18k, no
limit cycles exist.

(10)

Figure 2.18its

Away from the region of discontin

uity, the response converges quickly to the
desired signal level, even for the fastest
algorithm, n = 4, as can be seen in Figure 2.18&.

(11)

Figure 2.18m shows the full range step response
for n = 4.

This shows that slew rate of the ADM

coder is now 600 mV/ys - an improvement by factor
of 10 over the uncompanded case.
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Fig02o18i:

Step response for n = 5 near
region of discontinuity

Fig .2 018j:

Step response for n = 6 near
region of discontinuity

109

Fige2a18k: Step response for n = 7 near
region of discontinuity

F i g . 2 . 18&:

Step response for n = 4 away
from region of d i s c o n ti n u i ty
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Figo2o18m: Step response over the full
...
range showing slew rate of
600 mV/ys

Ill

SINEWAVE

TRACKING

AT

HIGHER

SAMPLING

RATES

The Figures 2.19a to 2.19h bring together the perfor
mance of the ADM coder in tracking a 1 MHz sinewave
at sampling rates from 10 MHz to 35 MHz.

The tests

are carried out with coder operating with the fastest
algorithm (n=4).
(1)

Figure 2.19a shows a stepped locally decoded

output for a 1 MHz sinewave input at a sampling rate
of 10 MHz.

With an input amplitude of nearly 300 mV,

the ADM coder is already operating in the slope over
load region.

The same response is obtained for the

sampling frequency of 15 MHz (Fig. 2.19b).

At a

sampling frequency of 20 MHz (Fig. 2.19c), improved
waveform tracking is obtained, and at 30 MHz (Fig.
2.19d) the coder tracks a sinewave of amplitude
600 mV accurately with much less slope overload.
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Fig.2.19a:

Stepped waveform sinewave input
with superimposed decoded signal
(stepped waveform) with
MHz
input
fs
= 10 MHz

.*■

Fig.2.19b:

*• ;

Stepped waveform sinewave input
with superimposed decoded signal
(stepped waveform) with
^input “
f
15 MHz
s
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Fig.2.19c:

Stepped waveform sinewave input
with superimposed decoded signal
(stepped waveform) with
^input ~ *
fs
= 20 MHz

Fi g.2.19d: Stepped waveform sinewave input
with superimposed decided signal
(stepped waveform) with
1 MHz
input
f
30 MHz
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(2)

Figure 2.19e shows the quantization character

istic of the ADM coder at a sampling frequency of
30 MHz.

The slew rate is 1.5 v/ys, an improvement

by factor of 3 (as expected) over the sampling
frequency of 10 MHz.

This indicates the ADM coder

works quite satisfactorily at this range of sampling
frequencies.
(3)

At frequencies above 33 MHz, the effect of

propagation delay begins to be noticed in the coding
characteristic - as can be seen in Figure 2.19f,
where the coder tracks a square wave whose amplitude
lies in the region of the discontinuity.

At steady

state, the oscillations reach peak-to-peak amplitudes
of up to 200 mV.

The oscillations have sharp peaks

which are uncharacteristic of the companding algorithm
employed here.

The normal mode of operation is that

whenever a change of direction is called for the
companding instruction is terminated, and resumed (if
necessary) after another three clock pulses (n=4), as
can be seen in the photographs of Figure 2.18.
The reason for the existence of the sharp peaks can
be explained by referring to Figure 2.19g, where the
time base of the oscillations has been expanded, and
the sampling clock (35 MHz) superimposed.

The effect

of a slower companding circuit response relative to
the clock period is that the direction of count is
reversed one clock period before the companding
instruction that disables Counter 2 has been effected.
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Fig.2.19e: The quantization characteristic
at 30 MHz

Fig.2.19f: Coding a level signal whose
amplitude lies in the region of
the quantization characteristic
di sconti nui ty
fs - 33 MHz
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During the clock pulse, a ,(Fig.2.I9g), the direction
of count is upward, and in the next clock pulse, b,
(centre of the peak), the system counter reverses
direction of count.

Under normal operation the

step size should be reduced to the smallest value,
but because the companding instruction that disables
Counter 2 has been delayed, the counter counts down
with a step of 10A.

In the next clock, c, Counter

2 has been disabled, and normal operation is resumed.
Figure 2.19h shows how, in fact, the ADM coder with
the delayed control signal would track a 300 mV input
signal at 1 MHz.

A close sine waveform tracking is

revealed, indicating that the effect of the delayed
companding instruction is more destructive for square
waveform tracking than for sine waveform tracking.
However, at high sampling rates (> 33 MHz), the
advantage of higher SQNR's is lost because of the
resulting large amplitude limit cycles.

117

Fi g.2.19g: A
B

osci Hâtions
35 MHz clock

Fi g.2.19h: Sine waveform tracking at 35 MHz
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2.10.3

SQNR Measurements:

The SQNR performance of a DM coder is affected by both
the granular and slope overload noise, and in addition
a practical DM coder will exhibit distortion due to
component imperfections and gain nonlinearities in the
system.
There are several methods of evaluating the SQNR
performance of a DM coder [2.64] [2.39].

The method

used in this project was the frequency analysis method
employing a wave analyser.

The method consists of

using a sinusoidal signal as the input to the DM coder
and measuring its harmonics at the output of the
decoder, and then computing the distortion.

The

harmonics add on a power basis when there is more than
one significant harmonic.
The disadvantage of this method is that variations in
SQNR occur over a narrow range of the input signals,
giving rise to an SQNR vs Input Signal characteristic
that has numerous small peaks before the main SQNR
peak [2.64].
The measurements were taken with the coder and the
decoder back-to-back.

It is important in these

measurements that the amount of DC-shift in the input
signal be enough to allow encoding of the allowable
maximum peak-to-peak signals - a DC-level of 300 mV
was employed, which allowed peak-to-peak signals of
600 mV to be encoded.
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Fi g.2.20: SQNR vs input amplitude
... ...
fs = 10 MHz
10 KHz
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The tests were carried out with a sinewave signal at
a frequency of 10 KHz.

The amplitude of the input

signal was varied from 50 mV to 600 mV, and the
corresponding SQNR's computed.

The results are

shown in Figure 2.20, and the short-term variations
in SQNR have been averaged out.

It can be seen that

the uncompanded unit achieves higher SQNR's than the
companded unit for the various bit memory lengths (n).
The results of Figure 2.20 do not bring out the
advantage of the companding algorithm.

They only

indicate that for the range of frequencies (< 10 KHz)
and input amplitudes (< 600 mV) considered, companding
is not necessary because slope overload is never
experienced.

In addition, we deduce that the

algorithm reduces the available SQNR's in order to
achieve the broadband operation desired for this
project.

Measurements of SQNR were not taken at

higher frequencies because of the limitations of the
wave analyser employed (HP 3581A), which operated
only up to 50 KHz.
It can be seen from the decoded output of the 100
KHz sinewave in Figure 2.17f, that the uncompanded
unit is almost unusable at this range of frequencies,
while the companded unit shows good tracking of the
sinewave input up to frequencies above 1 MHz (see
Fig.2.19).
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2.10.4

SUMMARY

This section completes the description of the
design, implementation and performance of the fast
ADM codec.

A simple companding law, SQNR perfor

mance, waveform approximation phenomena and how
they relate to the bit memory length of the
companding law, and the transient response of the
ADM codec have been presented.
The ADM codec employs digital techniques for non
linear counting in order to achieve digital
integration.

The major performance parameters of

the ADM codec are summarized below.
The major features of the ADM codec are:
•

the simplicity of the companding law;

•

the high sampling rate performance;

•

. the use of standard logic gates.

With an audio signal of 10 KHz, a peak SQNR of about
41 dB is obtained with the uncompanded codec,
indicating that the codec achieves a ,transmission
quality better than

that of a 6 —bit PCM.

By some appropriate wiring, the uncompanded DM coder
can be used as a building block for other linear
processes like analogue—to—PCM conversion, since the
8 bits out of the bidirectional counter represent an
8-bit PCM form of the analogue input.
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The major parameters can be summarised as:
Maximum sampling rate

> 30 MHz

Maximum input amplitude

600 mV (ppk)

Threshold of coding

4 mV

Maximum bit-memory length

7

Maximum SQNR for the uncompanded
coder

43 dB

Maximum SQNR for the companded
coder

32 dB

Equivalent PCM resolution

> 6 bits

CHAPTER THREE
DATA REGENERATION

Bit Stream

PREFILTER
from DPSK
Demodulator

F i g ,3,1;

A Block Diagram of a Basic
Data Regeneration Subsystem

CLOCK
EXTRACTION

i
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PULSE
RECONSTITUTION

i

L

Regenerated Data
to Descrambler

Recovered Clock to
Descramb ler & ADM
Decoder
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In practice, the decisions whether or not a pulse
exists in each bit time slot are made in the
presence of both thermal noise and intersymbol inter
ference (pulse tails from adjacent time slots).
Therefore it is important for optimum bit detection
that the bit/no-bit decisions be made at the point
in time when the bit SNR is maximum, that is, at the
centre of the time slot.

Any deviation from this

moment in sampling results in the degradation of
peak amplitude of input signal, as will be seen in
Section 3.4.2.
The recovered clock has to be synchronised to the
incoming bit stream so that it has precise knowledge
of these instants of time to enable optimum decision
by the Pulse Reconstitution Circuit - this is, in
fact, the central problem in bit synchronization, as
will be seen in the next sections.
The main philosophy of clock extraction is to shockexcite a high-Q resonant circuit with digital signals
and then use the resulting sinewave signal to gene
rate the required clock.

The success of this

technique depends on whether the incoming bit stream
contains a line spectrum at the desired clock, and
also on its degree of randomness.
degree of

randomness

To ensure a high

in the received bit stream, a

scrambler is employed at the transmitter.
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The regenerated data is fed to the descrambler;

and

the recovered clock drives the receiver digital
processes, namely, the descrambler and the ADM
decoder circuits.
The subject of this chapter has been divided into:
-

clock extraction;

-

pulse reconstitution;

-

scrambler and descrambler.

and
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3.2

3.2.1

GENERAL DESIGN CONSIDERATIONS

BIT SYNCHRONIZATION

In digital transmission systems, synchronization
means the aligning of the time scales of the signal
processes in the transmitter with the equivalent
reverse processes in the receiver.
Synchronization is of fundamental importance in syn
chronous digital communications because:
(1)

all the digital processes in the transmitter
are controlled by a stable clock, hence an
identical clock which is locked in phase to
the transmitter clock is required in the
receiver, otherwise a phase difference between
the two clocks may exceed a bit time slot,
resulting in loss of information;

(2)

optimum (matched filter) detection of the data
information requires a clock that is accurately
synchronized with the received data.

In digitally modulated microwave systems there are
generally four levels of hierarchy in the synchroni
zation process.

The first level is that of the

regeneration of a local reference carrier required
for demodulation of the received carrier.
called

carrier

synchronization.

This is

The second level

is that of determining the instants in time when the
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demodulated bits may change states - this is called
bit

synchronization.

The third level is that of

frame synchronization/ in which a TDM data stream
is demultiplexed.

Synchronization involves distri

bution of the bits into their appropriate channels.
The fourth level is that of word synchronization, in
which the bits of a PCM or DPCM data stream are
grouped into appropriate words for decoding.
In this project we have employed biphase shift keying
(BPSK) modulation with differentially coherent detec
tion, hence carrier synchronization is not required.
The system employs an ADM coder to encode a single
channel, hence no word or frame synchronization is
required.

Thus, prime consideration has been given

to bit synchronization.
Bit synchronization involves the regeneration of a
local clock that is accurately matched in frequency
and phase to the received data stream.

This is

important, since proper regeneration and retiming of
the received data stream requires that the recovered
clock have an accurate knowledge of the instants of
time when the demodulated (received) data stream may
change states.
Information about the transmitter clock frequency
and its phase (timing information) can be trans
mitted in two ways:

\

(1)
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by employing a pilot channel in addition to
the baseband channel - external timing?

(2)

by extracting timing information from the
demodulated data stream - self-timing/selfsynchronization/data-derived synchronization.

External timing was not considered for application
in this project because of the requirement for an
additional channel.

3.2.2

DATA-DERIVED SYNCHRONIZATION

Timing information can be derived from the demodul
ated data in different ways, but in general it is
derived from transitions in the received data stream.
The fact that transitions

must

occur in the message

data stream for synchronization to be successful,
poses a fundamental problem in self-timed systems.
This results in complexity of circuitry as scramblers
have to be used to randomize the bit stream in order
to ensure high bit densities.

In addition, non

linear processes may have to be employed to extract
the clock from the demodulated data stream.
The different data-derived techniques are:
direct resetting;
adjustment;

selected resetting;

and phase-locked loop.

the

incremental
Their perfor

mance has been well documented by Ramsay [3.21], and
from his comparison study of their performance, we
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note that the phase-locked loop technique is superior
to the other techniques with respect to immunity to
noise and jitter, accuracy and stability.

This is

the technique we have adopted in this project.

3.2.3

THE MODULATING PULSE FORMAT

The format of the modulating pulses - the pulses used
to modulate the RF carrier - is an important design
consideration.

The format assumed by the demodulated

data stream will be identical to the modulating pulse
format, and it also determines the suitable technique
for extracting the timing information.
There are three pulse formats that are generally
employed.
-

These are:

the return-to-zero (RZ) :

-. the Manchester;
-

the non-return-to-zero (NRZ).

In the RZ format, the modulating pulse returns to the
zero level before the end of the sampling interval.
The advantage of this scheme is that even in the case
of a string of 11's, transitions still occur in the
message bits.

In the Manchester coding, *0* is

transmitted by sending *0* in the first half of the
clock interval and '1* in the second interval?

and

*1* by sending a *1' in the first half, and *0* in
the second half.

Like in the RZ format, undesirable
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bit sequences are broken up.

In the NRZ format, the

transmitted bit occupies a whole sampling period.
Consideration of the spectra of the three pulse
formats [3.35] indicates that all three have contin
uous noise-like spectra, but only in the NRZ case is
a spectral component at the bit rate absent.

Thus

the advantage of both the RZ and the Manchester
formats is that their spectra contain a component at
the bit rate, hence only linear processes have to be
used to extract the clock.
The NRZ format requires nonlinear processes to extract
the clock from the received data stream, because it
produces undesirable patterns, for example, a long
sequence of *l*s is seen as a DC-level.

However, the

NRZ format is bandwidth-efficient since NRZ pulses
require approximately half the bandwidth required by
both the Manchester and RZ formats, hence it halves
the modulation rate, which eases the demands on the
switching speed of the digital RF modulator - this
became an overriding factor, hence the NRZ format was
adopted for this project.
An additional but secondary advantage of the NRZ format
is that the clock is suppressed, hence all the avail
able power is in the signal sidebands [5.29] [5.28] .
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3-3

3.3.1

CLOCK EXTRACTION

PRINCIPLE OF THE CLOCK EXTRACTION

Bennett [3.10] has shown that if a random bit stream
with a non-vanishing spectral density, G (f), at the
bit rate, fs Hz, is applied to a resonant circuit of
sufficiently high Q centred at f Hz, the resulting
s
response has zero crossings identical to those of a
sinewave of frequency f

Hz.

An NRZ bit stream will have a vanishing G (f) at
fD Hz, hence a change of format has to be performed
on the incoming bit stream (primary) to produce a
secondary

at f

Hz.

bit stream which has a spectral component
Bennett [3.10] has shown further that

there are two secondary pulse formats which, when
applied to a resonant circuit with high Q and
centred at fs Hz, will produce a spectral component
with a coherent phase. These are:
(1)

impulses at each mean or zero crossing of
the primary NRZ pulse stream;

(2)

.

half-width pulses at each mean or zero
crossing of the primary NRZ pulse stream.

In this case, the response of the tuned circuit is
a sinewave which has a continuous phase even during
momentary absence of transitions in the message bits.
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The spectra of the two ideal secondary pulse formats
have noise-like components, but it does not affect
the phase of the sinewave.

However, the amplitude

of the bit rate frequency available to the tuned
circuit from the secondary pulse format depends on
the format of the secondary pulse stream, for example,
impulses of infinitesimal duration would produce an
even noise distrubiton at all frequencies, and all
bit rate harmonics would be of equal amplitude.
Bennett [3.10] has also shown that departure from
these ideal secondary pulse formats has a destructive
effect on the tuned circuit excitation.

The sine-

wave response would then have a phase characteristic
that is dependent on the bit stream, and the
resulting recovered clock would have discontinuities
(jitter) in its phase.

This jitter on the recovered

clock is called ‘pattern noise* because it is caused
by the pattern of the secondary bit stream.

In

practice, jitter on the recovered clock is caused by
both pattern noise and the system thermal noise.
The block diagram of a conventional clock extractor
circuit [3.22] is shown in Figure 3.2.
tial elements are:
-

prefiltering;

-

nonlinear processing?

-

narrowband filtering?

-

limiting.

and

The essen

Primary
Bit Stream

F i g .3.2:

PREFILTER

A Block Diagram of a
Clock Extractor

NONLINEARIT\

I
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The primary bit stream is bandliirtited to improve SNR.
The secondary pulse stream is produced by a nonlinea
rity circuit which could be a rectifier [3.10] or zero
crossing detector [3.15] or delay multiplier [3.8],
The G (f) of the secondary pulse stream will consist
of a component at the bit rate.

This secondary bit

stream shock-excites a high Q tuned filter which then
oscillates at the clock rate with continuous phase.
The resulting sinewave is clipped, and used to clock
the decision detectors in the Pulse Reconstitution
Circuit.
For best jitter performance, the highest possible Q
would appear to be desirable [3.10], but a high Q must
be reconciled with proportionally high tuning stabi
lity [3.22],

Thus, should a passive high Q circuit be

employed, a slight degree in mistuning will cause rela
tively large phase errors, leading to steady state
incorrect placing of the subsequent sampling pulses,
and hence a deterioration in system performance, as
will be seen in Section 3.4.2.

Crystal tank circuits

have been used in the past to obtain Q*s of up to 500
[3.27];

however, the latest alternative has been the

phase-locked loop [3.3][3.8][3.16][3.19] for the
following reasons:
(1)

phase-locking may be achieved even if the
PLL VCO is off-tune, because of the feedback
nature of the PLL mechanism;

(2)

a high Q can be obtained with ease;

(3)

a high Q does not result in phase instability.
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A PLL has been employed in this project.

Thus the

block diagram of entire regenerator takes the form
shown in Figure 3.3, in which the nonlinear element
is denoted as the Timing Extraction Circuit.
In the design of the system, the low-pass filter
(prefilter) has been considered as part of the DPSK
demodulator, and the preamplifier as part of the
Timing Extraction Circuit.

Thus the design of the

Clock Extraction Circuit involves the design of:
-

the Timing Extraction Circuit;

-

the PLL;
the variable phase shifter;

-

3.3.2

and

the limiter.

TIMING EXTRACTION CIRCUIT
4

The Timing Extraction Circuit extracts a secondary
bit stream from the transitions in the incoming NRZ
primary bit stream.

It employs a half-width delay

logic, an EX-OR gate, and a high speed comparator,
as can be seen in Figure 3.4
The message statistics of the secondary bit stream
takes the form of an EX-OR truth table, as shown in
Table 3.1 below.

F i g .3 .3 :

The Block Diagram of the
Implemented Data Regenerator
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Decoder

Primary
Bit

Stream

F i g .3.4;

A Block D i a g r a m of the
Timing Extraction Circuit

Secondary
Bit Stream
to PLL
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TABLE

Primary bit stream

1 preceded
1 preceded
0 preceded
0 preceded

3.1

Secondary bit stream

1
0
1
0

0
1
1
0

by
by
by
by

The signal waveforms of the secondary bit stream can
be seen in Figure 3.5.

POWER AT TEE EXTRACTED
A FUNCTION OF TEE MARK

BIT RATE
DENSITY

AS

The phase-locked loop extracts the clock frequency
from the secondary bit stream by locking onto the
line component at the bit rate.

From Betts [3.35]

the line spectrum of a random bit stream with mark
density, p, is:

S

DC -term + 2p2f

Line

2
S

2

E G( jro>s)
r=li

watts

(Eq.3.1)
where :
f
s
r

=

bit frequency

=

1,2,3 ...

G(ira) )
J s

=

Fourier Transform of a unit pulse

The Primary Bit Stream

— 1— 1— 1— 1— 1— 1— 1— 1-----1------b-H-----1
(^-Bit

Delayed

Primary

Input)

\
The

Secondary Bit

F i g . 3.5 :

Stream

The Timing
Waveforms

Extraction
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Define

p 1

as the probability of a 'l1 in the

secondary bit stream.

Then from Table 3.1, we

note that a 'l' results from two independent
events, each having a probability of occurrence
p x(l - Pi).

Thus, the total probability of a

'1 ' in the message is

2p 1(l

- pj).

Substituting p = p x(l - p x) in Equation (3.1), we
obtain (leaving out the DC-term):

S

2 [ 2 p i (1—p i >] 2f 2 2

Line

G(jro>s) 2watts

s r=l
(Eq.3.2)

assuming normalized impedance of

1 ft.

The Fourier Transform of the secondary bit stream
will be that of a unit half-width RZ pulse [3.35],
that is:

G(ju> )
s

sin(o3sTp/ 2)
=

T,

^72

for r=l

(Eq.3.3)

where:
Tp

=

pulse width

The assumption that the secondary bit stream wave
form will be rectangular is justified by the fact
that propogation delay of the EX-OR gate (-2 ns) is
far greater than the bit period of

100

ns, say.
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Thus, for Tp = 50 ns, using Equation (3.3) :

i o -15

| G ( j w ) ¡2 *
I
s |

If we assume p x = 0.5 since we are employing
scramblers to achieve maximum randomness in the
primary bit stream, then in Equation (3.2) we
have:

S 110 MHz

=

^0 mW into lfi'

which corresponds to a maximum peak-to-peak
voltage of 630 mV at the input to the phase
detector of the PLL.

TEE

CIRCUIT

DESIGN

The design objectives were to achieve:
a half-width delay of high symmetry with
respect to rise and fall times;
-

an adjustable delay to accommodate vary
ing data rates;

-

a high speed operation unit which is also
small physically;

-

and

a high speed comparator with negligible
hysteresis.

The implemented Timing Extraction block diagram
is shown in Figure 3.6.

A wideband pulse

amplifier, yA 733, was employed for the preampli
fying stage with a gain of 100.

The high speed
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comparison action was achieved with EX-OR gate
MC—10107.

The half—width delay is achieved with

an EX—OR gate, the resistor, R, and the capacitor,
C.
ECL—Logic devices have been employed because of
their speed, high input impedance (no input loading
effects), and better defined threshold levels than
the equivalent TTL logic devices.
A simple delay can be achieved by an RC integrator
network, but this would degrade the system response
due to the poor edges, as investigated by Catt [3.36],
A better solution is to have the capacitor form a
positive feedback as seen in Figure 3.6.

In this

case, the regenerative action flips the gate over
very rapidly as soon as the threshold is reached,
hence the ECL fast rise and fall times are preserved.
The delay time, T^, is determined by the RC product,
that is:
Td - .7 RC

(Eq.3.4)

For:
T^

=

50 ns

C

=

330 pF

R

~

220 ft

and

The full circuit diagram of the Timing Extraction
Circuit is included in the full circuit diagram of
the Data Regenerator in Appendix B.
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3.3.3

THE PHASE-LOCKED LOOP DESIGN

THE

PHASE-LOCKED

LOOP

FUNDAMENTALS

Detailed work on phase-locked loop (PLL) systems is
well documented by Gardner [3.8]; the following para
graphs only introduce the terminology and the design
equations used in this section.
The block diagram of a basic phase-locked loop is
shown in Figure 3.7a.

If the input signal has phase

0^(t), and the VCO output has a phase of 0Q (t), then
the PLL is in lock when the output of the phase
detector (v^) is proportional to the difference in
the phases of its inputs, that is:
K ,(6. d l

0o )

(Eq.3.5)

where:
K

d

phase detector gain.

The phase error, v^, is filtered by the loop filter
which also suppresses noise and high frequency
components, and determines the dynamic characteris
tics of the PLL.

The filtered error signal is

amplified (gain = A) to v^, and used to control the
frequency of the VCO.

The gain factor of the VCO

is Ko .
If the passive lag-lead filter as shown in Figure
3.7b is used, then its network function, F(s) can
be written as:

V.

m

i
A Block Diagram
of a B a s i c PLL
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Fig.3.7a:

i

Ri
o-

C ZZ}
r

2

V

c

Fig ,3,7b:

A S c h e m a t i c of the
Low-pass Filter
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=

sT2 + 1
s(TV'+ T 2) + 1

Ti

=

CRX

T2

=

cr

F (s)

^
(Eq.3.6)

where

2

and the closed loop transfer function of the PLL

H (s)

=

A K K, F (s)
s + K KjA F(s)
o d

(Eq.3.7)

takes the form [3.8]:

=

S(2çu - ID 2/K K ) + w 2
----S rZ +s 2
,n--° A - T - -CO) S + 60 1
* n
n

CO
n

—

the natural

frequency;

ç

=

the

factor;

CO
n

=

(iT x + T 2 )H

(E q .3.9)

C

=

Jsu)n { T 2 + 1 / K v }

(Eq .3.10)

H (s)

(Eq. 3.8)

where:

damping

K

and

.

where:
KV

=

A K K,
o d

The lock-in range is given [3.8] by:
A(dl

=

2iio

(Eq .3.11)

and the single-ended noise bandwidth
bl

=

Js<DniC +

Hz

(Eq.3
.12)
(Eq.
3.12)
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TEE

DESIGN

CONSIDERATIONS

The objectives in the PLL design is to minimize
phase jitter on the recovered clock.

Since the rms

phase jitter is inversely proportional to the Q of
the tuned circuit [3.10], the effect of jitter can
be made arbitrarily small by employing a sufficiently
high Q circuit.
The total phase error, e^, can be written as:

6e

=

6d + 0s + 6o

(Eg. 3.13)

where :
eQ

=

the offset phase error due to the
offset voltages of the phase
detector and the DC amplifier;

0

=

the quasi-static phase error due
to the slow drift of the VCO;

ed

=

the dynamic phase error due to
pattern and thermal noise which
causes the zero crossings of the
threshold detector to change from
their nominal values.

Equation (3.13) can be re-written [3.1] as:

6c

=

r"+ T ^ +eo
v

(Eg.3.14)

V

where:
Aw

= frequency deviation due
and pattern noise

Aw = slow frequency drift
°
clock
0Q

is independent of

to thermal
in the recovered

[3.1].
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The design criterion is to confine ee within accept
able limits (values of
[3.3]),

0.2

rad are thought reasonable

We note from Equation (3.14) that

and eg

can be minimized by employing large value of K^.

0Q

But

can only be minimized by monolithic implementation,

which ensures matched fT 's for the transistors
employed in the phase detector and the DC-amplifier.
Therefore a PLL chip, NE/SE 561, has been employed.
Drawing from Reference [3.37], we have, for the 561:
K
K

v
o

=

K,K
d o

(Eq.3.15)

■
—

4f
rad/v
vco
'

where:
fvco

=

centre frequency of the VCO

In a PLL,

depends on the input signal, v n.

In

the 561,
for v^n < 50 mV,

is proportional to v^n , constant
of proportionality is approximately
0 .2 .

for v.
m

> 50 mV, K, = 3 v/rad,
—
f d
7 7

thus giving a maximum value of
K

vmax

=

as:

12 f
vco

The estimated frequency drift (worst case) in the
561 for f
to estimate

of 10 MHz, is 22 KHz.

0q , but

It is difficult

with monolithic implementation,

its contribution is relatively small, say 0.06 rad
[3.3] .
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It is also difficult to estimate Aw exactly, since
it is a random effect due to noise.

Assume, however,

that (Aw + A w q ) /2tt is, in the worst case, 30 kHz.
Then in this case, the total phase error from
Equation (3.14) becomes:
e
e

1 .2°

=

If we wish to keep ee under 5°, then the correspon
ding K

would be K

v

2

K vmin

. , that is,

vmin

x 107

and the corresponding
«

.5, which gives

v^n =

7 mV (peak-to-peak)

This corresponds to a bit density of p = 0.035, that
is, should the bit density decrease below p = 0.035,
drifts in the VCO could drive the phase error beyond
the 5° limit.

CIRCUIT

DESIGN

Following an example by Harrison [3.2],-we define the
equivalent

of the PLL as:

Q

w

vco

2w

(Eq.3.16)

Apf

where:
“vco
w ipf

2irfvco
=

upper cut-off frequency of the loop
filter.
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f is determined by T x = CR! since in general
Tx » T 2 and w Jlpf
Thus:
Q

=

ttT !f

(Eg.3.17)

vco

and in this case:

a

=

<T2 t i > V

thus, by using high values of
proportionally high Q.
value of

we obtain

Hence we design with the

vmax

Choosing Q
with

we can ensure a

=

4 x lO4

f
vco

=

107 Hz

Ti

=

1.3 x 10~3 s

The other loop parameters to be selected are a>n and
C as seen in Equations (3.9) and (3.10).

They

have to be chosen to minimize BT (Eq.3.12), and to
have fast transient phase-error response, and as
wide a lock-in range (Eq.3.11) .as possible.
From the graphs of transient phase error vs wnt
with C as a running parameter [3.37], it can be
seen that C = 2 gives a good phase error transient
response, and from graphs of B

vs c by Gardner

[3.8], we note that for C = 2, BT
1j -

00n

and that

Bl deviates from the optimum value by only 25%.
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From Equation (3.9),

0)n 2

-

KV

Ti + T 2

(Eq.3.18)

and from Equation (3.10)
=

2

;
±JL

_

wn
Since Tx »
03

Thus,
and

Equation (3.1'8) simplifies to:

K

9

3 x 105 rad/s

wn
t

2

Aw

T2

and

(Eq.3.19)

K

n

bl

for

T2 ,

_1

* 1.3 x 10"5 s
“ 3.1 x 105
-

=

Rl =

12

x

105

Hz
rad/s

% - =

100

6 kfi

(specified)

r2

« 56 jv

c

= 0.22 yF

These values are acceptable.

An interesting prop

erty of optima in PLL is that their performance
criteria change very slowly near the optimum [3 .8],
so that there is no need to adjust the loop to
attain exactly the best performance.
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Thus this completes the design of the PLL posses
sing the following characteristics:
Loop gain, K

=

120 Mrad/s

Damping factor, £

=

2

Natural frequency,

=

3 x 105 rad/s

Lock-in range, Au)t
Xj
Equivalent Q

=

12

=

4 x

Single-sided noise bandwidth, B_ =
Li

THE

VARIABLE

PHASE

x

105

rad/s

10h

3.1 x 105

Hz

SHIFTER

The output of the VCO of the 561 is a distorted
square wave at 10 MHz with slow rising edges, and
an output impedance of 2 Kft.

It is not suitable

to drive the decision network directly.

Also, a

means of adjusting the phase of the sampling pulses
to clock the decision network at the centre of the
eye diagram has to be provided.

Thus a preamplifier,

a variable phase shifter, and a Schmitt trigger are
provided in the recovered clock path, as can be seen
in Figure 3.8.
The VCO output (10 MHz) is fed to a preamplifier
with a gain of 10.

Phase shifting is achieved by

the principle of amplitude-to-phase conversion.

By

changing VAD with respect to reference voltage V ^ p ,
the phase of output square wave can be adjusted.
The circuit has been designed to have a total phase
shift of 90°.

This method is suitable since the

Recovered
Clock
SCHMITT
TRIGGER

THRESHOLD
ADJUST

REF
154

Fig.3.8: A Block Diagram of the
...
Variable Phase Shifter
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bandwidth of the ECL devices used in the high speed
comparator and the Schmitt trigger is far higher
(> 150 MHz) than the VCO signal frequency (10 MHz).
The circuit details can be seen in the full circuit
diagram of the data regenerator in Appendix B.
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?-4

PULSE RECONSTITUTION

3.4.1

DESIGN AND IMPLEMENTATION

The main function of the Data Reconstitution
Circuit is to sample the polarity of the DPSK demod
ulated signal at the centre of the time slots and,
in the absence of errors, give an output bit stream
which is identical to the original bit stream at
the output of the scrambler in the transmitter.
A typical sequence of essential signal processes
are:
-

threshold detection;

-

'AND' gate operation;

-

memory element.

A threshold detector is an amplitude comparator
which gives an output only when the incoming pulse
amplitude exceeds the threshold level.

Assuming

that the output of the threshold detector has the
same polarity as that of the signal being sampled,
the output of the threshold detector can then be
combined with a clock pulse from the clock recovery
circuit in an "AND* gate.

This provides an ampli

tude quantization scheme with the polarity of the
output identical to that of the incoming bit.
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The memory element retains the polarity of the out
put bit, and changes it only if a complementary bit
is received.

That is, it converts an RZ bit stream

to an NRZ bit stream.

A block diagram of a conven

tional Pulse Reconstitution Circuit is shown in
Figure 3.9.
The signal shaping network is only necessary if it
is considered that the demodulated bit stream is
not in a suitable form for regeneration, that is,
if equalization is needed.
In practice, the form of the Pulae Reconstitution
Circuit is dependent on the operating speed.

But

in general, the decision circuit has to exhibit two
properties:

high speed compared to the data rate;

and high sensitivity.
In our system, the process of pulse reconstitution
was achieved by use of an adjustable threshold net
work, and a commercially available ECL D-type flip
flop, MC-10131.

The ECL flip-flops are more suitable

for this type of application than their TTL
counterparts because of their high speed and betterdefined threshold levels.
The use of a D-type flip-flop concentrates the deci
sion, 'AND* gate operation, and the RZ-to-NRZ
conversion in one element.

The threshold definition

is that of the ECL logic devices, and the ^ND*

Clock

from Clock

Recovery

Input

SIGNAL
SHAPING

from

DPSK
Demodulato:

Fig.3.9;

Circuit

"HRESHOL )
1 CIRCUIT

r

A B l o c k D i a g r a m of a Pulse
Reconstitution Circuit

DELAY
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operation is provided by the master slave input
circuitry of the flip-flop.

The input is clocked

to the output during the rising edge of the clock,
and the inherent memory element of the D-type flip
flop completes the RZ-to-NRZ conversion.

3.4.2

PERFORMANCE DEGRADATIONS

DEGRADATION

VUE

TO

STATIC

PHASE

OFFSETS

First, the threshold voltage level should be placed
at the centre of the eye pattern of the incoming
bit stream, that is, if the peak amplitude of the
incoming signal is V , then the threshold should be
placed at %V .
However, in practice this optimum
P
value varies as a function of several parameters
such as temperature, level of the driving clock,
the signal variations, and the DC-drift of the
supply voltages.
Secondly, the optimum time to make a decision
whether a *0* or

*1 * has been transmitted is when

the pulse amplitude is at a maximum (centre of the
time slots).

Since the pulse amplitude falls away

on either side of this optimum, it is important
that a great attempt be made to sample as closely
to it as possible.

Figure 3.10a shows the ideal

threshold and sampling instants.
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V

P

V /2
P

t

=

ideal

sampling
of

the

instants, n
ideal

=

F i g .3,1 0 a ;

Performance

F i g . 3 .1 0 b ;

Definition of 6
Misalignment
angle or departure from i d e a l
sampling instants

integer

decision

logic
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If we assume:
(1 )

that the demodulated bit stream takes on a
raised cosine waveform after the integrator of
the DPSK demodulator (a reasonable assumption
since the channel data rate is f /2 and the
s
bandwidth of the integrator is also fg/ 2)? and

(2)

that the ideal sampling instants correspond to
a reference of 0°, as can be seen in Figure
3.10b,

then we can write:
e(t)

=

%V (1 + cose)
r

where:

6

=

the angle that corresponds to the
departure from the ideal sampling
instant.

In Figure 3.10b, t is the departure from the ideal
sampling instant.

Thus, instead of sampling at tx,

we sample at tx + t;
tude of

this results in peak ampli

[1 + cose].

We can define some form

of degradation which is due to this sampling pulse
misalignment, since in the presence of noise it
would lead to more bit errors in the decision net
work.
Define degradation in the peak signal voltage as:
D

=

i$V

(1

20

log

20

log (cose)

+ cose) W
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This is plotted in Figure 3.10c, from which it can
be concluded that a static phase error of 5° leads
to a degradation of 0.03 dB in the peak signal
amplitude.

.

The variable phase shifter in the recovered clock
path attempts to reduce D

s

by nulling out the static

phase offset.

DEGRADATION

DUE

TO

TEE

DECISION

CIRCUIT

The process of making a decision whether a binary
10* or 'l' has been transmitted is quite critical.
Assuming that optimum pulse alignment has been
achieved, and that the decision threshold is right
in the centre of the eye of incoming NRZ bit stream,
the decision circuit would, in practice, still
suffer from three imperfections:
-

the decision threshold ambiguity and
hysteresis;

-

finite slope characteristic rather
than a discontinuous one;

-

(1)

and

finite width of the sampling window.

Finite

Width

Sampling

Window:

Ideally, the

sampling pulse width should be infinitesimally
small; only then will it not contribute to the
degradation, Dg , as explained before.

The pulse-

width duration is, in the sampling process, seen
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as sampling pulse misalignment since actual sampling
of the signal may take place any time during the
pulse duration period.

Maximum degradation occurs

when the sampling occurs at the end of the pulse
duration.
In our case, we are employing a D-type flip-flop in
which sampling is done during the rising edge of the
pulse, which then becomes the sampling pulse dura
tion.

To minimize this period, a fast Schmitt

trigger with rise time less than 2.2 ns has been
implemented with ECL logic devices.

If we assume

this rising time is degraded to 5 ns by some output
reactance, then the expected degradation, D ,
a bit rate of 10 Mbits/s is 0.1 dB.

for

This is regarded

as satisfactory.

(2)

Finite

Threshold

would be at
have zero width.

Width:

Ideal threshold level

as shown in Figure 3.10a, and would
In practice, a finite width

threshold region exists - this being due to circuit
and device imperfections.

In this region, right

decisions cannot be guaranteed.
An undesirable effect of this uncertainty region is
that it limits the operating margin of the system,
since an attempt has to be made to avoid the ampli
tude of the incoming signal from falling in this
region most of the time.

v
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In addition, all comparators,in practice, exhibit
some degree of reluctance to change states (hyster
esis) .

This is an undesirable phenomenon, even

though it might seem desirable that the system show
reluctance to change states due to added noise, and
not exhibit this behaviour for legitimate signals,
but in fact, hysteresis affects both equally [3.25]
resulting in degradation in error rates.
To overcome these problems, tunnel diodes have been
used in the past [3.13] for high data rates.

The

decision action of a tunnel diode is based on
quantum mechanical phenomena,

rather than on circuit

feedback, hence the decision threshold margin is
almost zero.

However, application of tunnel diodes

for this use has not been popular, on account of their
low output levels, low efficiencies, low reliability
and low flexibility of logic circuits [3.25]; instead
high switching speed transistor circuits in the
current steering mode have tended to be used [3.39].

(3)

The

Finite

Slope

Characteristic:

An ideal

threshold detector changes states in zero time.
However, in practice, threshold detectors exhibit a
finite slope characteristic«
.- this implies some
signals which lie in the threshold uncertainty region
are only amplified to some level short of the
expected output level.

When this output is combined

in the 'AND' gate with a sampling clock it is not
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recognised, since it does not meet the threshold
requirements of the 'AND1 gate.

This leads to some

insertion error rate, as investigated by Aratani
[3.40].
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3.5

THE SCRAMBLER AND DESCRAMBLER

As explained before, the timing information is
derived from the zero crossings of the primary bit
stream.

The prime function of the scrambler is to

randomize the bit stream in order to break the
correlation between the coded words, thereby
achieving a transparent system (a system that is
independent of bit patterns) which has high bit
densities.
The advantages of a transparent system are:
-

the RF bandwidth is independent of the bit
patterns, hence a well-defined spectrum is
obtained, easing filter design considerations;

-

the results of Kasai et al. [3.42] have shown
that different bit patterns generate
distinctly different phase jitter in the
recovered clock, and that,by breaking up the
bit patterns, the jitter is reduced to a
small steady state value.

Scrambling can be achieved with or without adding
redundant bits [3.44],

However, it is desirable

in our case to scramble the bit stream without
increasing the bit rate, since a 1-bit code is being
transmitted, and additional bits would tend to add
high redundancy.

As a result, a self-synchronising

scrambler-descrambler combination has been employed.
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The principle of a self-synchronising scrambler is
to add a pseudorandom bit sequence to the data stream
by modulo-2 addition [3.45], and then have a descramb
ler at the receiver to perform the inverse operation
of restoring the original data stream.

Savage [3.41]

discusses some types of self-synchronising scramblers
and he has shown that they are effective in random
izing periodic bit sequences.

He also shows that

the probability of 11 1 at the scrambler output
converges to 0.5 independent of the bit sequence.
The block diagram of Figure 3.11 shows the principle
of the type of self-synchronising scrambler employed
in this project.

It is a simple device in that no

auxiliary control signals are needed to keep the
scrambler and descrambler synchronised at all times.
The register stages are flip-flops which are driven
by a common clock and each flip-flop drives the next.
(The clock has not been shown in Figure 3.11 for the
sake of clarity.)

In addition, the bit sequences

entering the shift register sections at the scrambler
and descrambler are identical.

Thus the descrambler

becomes automatically key-locked to the scrambler as
soon as it is full.
The register states are dependent on the incoming
data sequence.

Consequently, a long string of '0's

will result in reduced bit density in the output of
the scrambler.

In fact, a data input of all zeros,

F i g .3.11:

The B l o c k D i a g r a m of the
Implemented Scrambler and
Descrambler

I
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if started at a time when the scrambler shift regis
ters are all zero, will produce a 'O'-s bit stream,
hence the system requires the occurrence of a '1'
before it starts up.
That the output of the descrambler is, in fact,
identical to the input of the scrambler in Figure
3.11, can be shown as follows [3.24]:
Define:
a.
l

=

input data stream from the DM coder

b.l

=

output data stream from the scrambler

d.
l

=

output data stream from the descrambler

Denote modulo-2 addition by (+).
We wish to show that:
a.
l

d.
l

If the feedback connection is at the k-th flip-flop
as shown in Figure 3.11, then:
bi

=

ai ©

b._k ©

[i
.

=

b l. V 7 b l-k
.,

b._n

(Eq.3.21)

b i-n
.

(Eq.3.22)

Substitute for b. in Equation 3.22 to obtain:
di

=

ai 0

bi-k ©

b±_n ©

b±_k ©

bi_n

=

ai ©

bi-k ©

bi-k ©

bi-n ©

ki-n
(Eq. 3.23)
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but:

bi-k 0 bi-k = 0 =

b

i-n ©

b.
i-n

(modulo-2 addition)
hence, in Equation 3.23:
d.
l

MAXIMAL

=

a.
l

LENGTH

(Q.E.D.)

SEQUENCE

For any scrambler with the shift register sequence
of degree n, and feedback connections as Shown in
Figure 3.11, the output bit sequence of the scram
bler is always automatically periodic with a period
not exceeding 2n-l.

Any output sequence achieving

a period of 2n-l is called maximal-length shift
register sequence.
Golomb [3.43] has shown that, for a given number of
stages, n, we can always find maximal-length feed
back connections, and Forney [3.46] has tabulated
maximal-length feedback connections for a varying
number of stages, n.

Since the maximal-length

shift register ensures maximum randomness for the
data stream over a long period, scramblers are often
designed to add a maximal-length shift register
sequence to the transmitted data [3.47].

The

descrambler subtracts the same maximal-length
sequence from the incoming bit stream.
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DESIGN AND

IMPLEMENTATION

Golomb [3.43] has shown that, in order that a
scrambler should be effective, that is, for the
probability of a '1* to approach 0.5 in the output
data stream, it must have at least five stages.

The

larger stages provide longer periods before a
sequence repeats, and consequently are more desir
able, since they would sustain high bit densities in
the clock recovery circuit for longer periods when
transitions do not exist in the coder output bit
stream.

The number of scrambler stages is set by the

desired degree of complexity of the system.

We have

employed a 10-stage shift register scrambler with
the maximal feedback connections coming from stages
7 and 10.
Figure 3.12 shows the block schematic of the scram
bler.

The line receiver regenerates the data from

the ADM coder.

To minimize the propagation delay

ECL-Logic flip-flops, MC-10131, have been employed
exclusively in both the scrambler and descrambler
shift register stages.

The descrambler schematic

diagram is shown in Figure 3.13.
The

scrambler
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Fig.3.13;
..
.

The Schematic Diagram
of the D e s c r a m b l e r
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plane connected to the bottom ground plane through
pins on the edge of the board.
The details of the circuit diagrams of the scram
bler and the descrambler are in Appendix C.
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3.6

EXPERIMENTAL RESULTS
This section summarises the experimental tests done
on the Scrambler/Descrambler and the Data
Regenerator.

TEST

WAVEFORMS

Figure 3.14a shows the test waveforms of the Clock
Extraction Circuit.

Waveform A is the output of the

high-speed comparator, and B is the half-bit delayed
waveform of it, showing the integrating action of
the feedback capacitor.

The delaying action (inte

gration) of the capacitor can be seen to be
symmetrical for both the rising and the falling
edges of the waveform A.
The switching threshold level is seen to be equal
for both the rising and the falling edges of wave
form A, and a fast switching action is seen at the
threshold levels, preserving the ECL transition
times, as can be seen in waveform C, the secondary
bit stream.

A half-bit delay of 50 ns is demonstr

ated in waveform C.
Figure 3.14b shows how the Data Regenerator regene
rates an input bit stream corrupted by noise.
Waveform A is the input waveform, and B is the
secondary bit stream from which the PLL extracts
the clock.

The Pulse Reconstitution Circuit under

the control of the clock regenerates C.
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Fig , 3 , 1 4 a :
A
B
C

-

O u t p u t of the h i g h - s p e e d c o m p arator
H a l f - b i t d e layed w a v e f o r m
The s e c o n d a r y bit stream

-

Input w a v e f o r m w i t h noise
S e c o n d a r y bit str e a m
R e g e n e r a t e d bit stream

F i g .3.1 4 b :
A
B
C
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EVALUATION

OF

TEE

THRESHOLD

WIDTH

Evaluation of the threshold width of the Data
Regenerator was carried out with a high-speed pulse
generator (HP 8012B) fed to the Data Regenerator
input through a variable attenuator.

With a bit

rate of 10 Mbits/s, and a pulse input amplitude of
1 volt, the threshold level is adjusted until the
frequency meter reads a steady frequency of about
5 MHz ± 100 Hz (the steady state error on the
frequency meter employed was estimated to be 100 Hz).
Then the attenuation is increased in steps of 1 dB
until a significant deviation in the frequency
(500 KHz, say) is registered.

This implies that

the input signal to the Data Regenerator has been
reduced to well within the decision threshold region
of the decision network.
In this case, the peak reading at the input to the
decision network gives the approximate value of the
threshold width.
100 mV.

This was read to be approximately

For this test, the gain of the preamplifier

of the Data Regenerator was 10, but for system tests
it is switched to 100, which implies that the sensi
tivity of the Data Regenerator is 1 mV.
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MEASUREMENT

OF

BER

Vs

SNR

If we assume that noise at the input to the Data
Regenerator will assume a Gaussian law, we find
that the probability distribution function, P(A),
which is the probability that noise voltage is less
than A, is obtained by integrating the probability
of the density function, p(A), up to the value, A.
That is,

fA

P (A)

p (A) dA

(Eq.3.25)

The probability that the noise voltage exceeds A
is:

P (A)

=

rA

1 -

I

p(A)dA

(Eq.3.26)

—00

J

If we denote the threshold width by 6, then the
region of uncertainty is 26 equally disposed around
the threshold level.

Then the average probability

of a noise sample appearing within the bounds of
the decision threshold width is given by:

r

P x (A)

=

^a +6
p(A)dA

h

J (%A-6)
where the threshold level is at A/2.

(Eq.3.27)
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Similarly, the probability of the noise being
greater than (%A+6) from Equation (3.26) is:

1

P2(A)

p (A) dA

(Eq.3.28)

The total error probability of error for the binary
'O', BER, is the sum of the probabilities Pi(A) and
P 2 (A),

that is:

BER

1

hA+6
=

s %A+6
p (A) dA +

p (A) dA

h
S (HAS)

(Eq.3.29)
This integral has been evaluated by Bennett and
Davey [3.23] for noise confined in the bit rate
bandwidth as:

BER

1 -

h

1+erf(A+<$
2/2a

A +6
+ *5 %erf (
2/2 a
A- 5 ^
- %erf(
2/2 a
(Eq.3.30)

where a = root mean square value of the noise
voltage, which simplifies to:

BER

=

r tA- 6 x
r- I At 6 . .
L
*2 _ L. erf (----) + erf(----)
2/2a
2/2 a

(Eq.3.31)

By definition [3.23], signal-to-noise ratio is:

(Eq.3.32)

SNR
2/2a
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We test the Data Regenerator with ECL-pulses which
have a peak-to-peak amplitude of approximately
1 volt,

or

hence,

A/2a

=

a

=

10
•05A

(Eq.3.33)

Thus, substituting Equation (3.33) in Equation
(3.31), we obtain:

BER

h

-

k

erf (1.05 A ) + erf(,95A
2/2a
2/2a
(Eq.3.34)

Substituting Equation (3.32) in Equation (3.34), we
obtain:

. BER

=

h - h

[erf(1.05 SNR*5) + erf (.95 SNR*5)
(Eq.3.35)

Thus a theoretical curve of BER vs SNR can be
plotted from Equation (3.35), as can be seen in
Curve 1 of Figure 3.16.
The bit error rate (BER) performance of the Data
Regenerator is measured by the test setup of Figure
3.15.

The input to the scrambler is a '1*, hence

maximum bit density is obtained at the output of
the scrambler.

In the test setup shown, the out

put of the descrambler should also be '1' (that is,
a DC-level) if the descrambler understands the
scrambler and the noise source is disconnected.

F ig .3 .15:

Measurement setup for b it
error rate performance

I
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Thus the frequency counter should read 'O' or a low
frequency (±100 Hz) governed by the stability of the
counter.
Should an error occur, the counter will read a
frequency equal to the number of bit errors multi
plied by (m+1), where m is the number of feedback
taps in the scrambler and the descrambler, because
of the error extension effect of the scrambler/
descrambler.

The frequency counter must accumulate

the errors over a sufficiently long time interval in
order to provide a meaningful estimate of the true
BER;

we used a period of 10 sec. - the limit of

our equipment.
A wideband white noise source is passed through a
step attenuator and added to the scrambler output
through a probe.

By varying the attenuation, we

compute SNR from Equation C3.32), and
with a true rms meter.

o

is measured

The BER is computed for

each value of SNR, and a plot of measured results
is obtained, as shown in Figure 3.16.

Thus the

BER performance is within 1 dB of the theoretical
value.
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CHAPTER 4:

4.1

THE DPSK SYSTEM

INTRODUCTION

This Chapter deals with the design and implementa
tion of a differentially coherent phase shift
keying (DPSK) system.

The principle of operation

of DPSK systems is well discussed by several
authors [4.2] [4.4 ] [4.5] [4.6] [4.9] [4.12], and
consequently it is only briefly reviewed in this
work.
The block diagram of the DPSK modulation system
employed is shown in Figure 4.1.

The data stream

from the scrambler is differentially encoded by the
DPSK logic before it modulates the RF carrier.

In

the receiver, the carrier signal is mixed with a
local RF carrier to produce an IF signal which is
bandlimited, amplified, and then demodulated by the
DPSK demodulator whose output is fed to the Data
Regenerator subsystem, as explained in the preceding
Chapter.

••

F i g .4 »1 :

The B l o c k D i a g r a m of
the RF S u b s y s t e m

r

1-BIT
DELAY
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The objectives of this Chapter are to descrik>e the
design and implementation of the system components
within the dotted lines in Figure 4.1;
-

the DPSK logic;

-

the RF receiver;

-

the IF amplifier and

-

the delay-multiplydetector.

filter;

and

that is:
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4.2

DPSK MODULATION

The incoming bit stream from the DPSK logic in
Figure 4.1 modulates the sinusoidal microwave
carrier by causing a discrete change in its wave
form.
A discrete change in the amplitude of the sinus
oidal carrier is called 'amplitude shift keying'
(ASK);

a discrete change in the frequency of the

carrier is called 'frequency shift keying'

(FSK);

and a discrete change in the phase of the carrier
is called 'phase shift keying'

(PSK).

Several

invariants of these basic keying techniques have
evolved [4.3] [4.4].

The choice of the suitable

keying technique depends on the application for
which the modulator is intended, which will dictate
the required bandwidth, bit error rates, and the
power levels, and consequently the acceptable
degree of complexity of the modulator - that is,
the selection between a basic keying technique or
a higher-state keying technique [4.13].
Our modulated carrier power level is 50 mW, and our
objective is to maximize the length of the channel,
hence the selected modulation scheme should maxi
mize the energy per bit, and since the spectrum
efficiency of around 1 bit/Hz would suffice for our
purposes, the modulation requirements of this
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project can well be met by employing binary modu
lation schemes.
From a comparative study of the binary modulation
schemes by Edwards [4.1] and Jain [4.2] with respect
to bit error rate vs SNR, we can make the following
observations:
(1)

PSK modulation with coherent detection provides
the highest performance for small transmitter
power levels, since it requires the smallest
energy per bit to achieve a given error
probability;

(2)

PSK modulation with differentially coherent
detection (DPSK) provides the next best per
formance ;

(3)

None of the binary schemes has a characteristic
that decreases rapidly with increasing power
levels, hence they are all very inefficient
compared with the Shannon performance (the
ideal)?

(4)

As the SNR increases, DPSK approaches PSK with
coherent detection.

Thus among the basic RF modulation schemes, binary
phase shift keying (BPSK) would generally be pref
erred for digital microwave systems [4.6] .

It has

the following advantages:
—

least susceptibility to noise and interference;

-

the ease with which direct phase modulation
(next Chapter) can be achieved.
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In PSK systems the bits 'O' and '1' are transmitted
using the same frequency, and the information is
carried in its phase.

Coherent demodulation is

necessary, which requires a local reference carrier
that is locked in phase to the incoming carrier.
Any difference in the phases of the two carriers
results in degradation of the demodulated signal
[4.4].

In practice, it is difficult to generate a

local reference carrier which is exactly locked in
phase to the incoming carrier.

This subtracts from

the apparent attractiveness of coherent PSK systems.
In addition, the local reference is generally locked
to the incoming carrier by use of phase-locked loops.
In a binary system, the carrier phase has equiprobable phase states, 0 and ir.

It is difficult to

know which phase state the PLL is locked to, that is,
we have a phase ambiguity problem which leads to
inversion of the bits.

This problem becomes more

complex for multiphase systems, making coherent
detection quite unattractive if receiver simplicity
is a prime consideration.
One solution to the above problems is to employ DPSK,
in which case the phase of each bit is used as a
reference for determining the phase of the next bit,
that is, information is carried in the relative
phase changes between consecutive bits, rather than
in the absolute phase of the carrier, as in coherent
PSK.
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A DPSK modulation has been employed in this project;
its major advantages are a simplified receiver (no
local carrier that is phase-locked to an incoming
carrier is required), and the elimination of phase
ambiguity.

The penalty for employing DPSK is a

degradation in the system SNR performance for a
fixed error rate, compared to the coherent case,
this being due to the fact that DPSK employs a
reference which has the same SNR as the input signal
as against coherent PSK, which employs a*clean*
reference.
A DPSK system employs a 1-bit delay of the carrier
for demodulation, hence it should perform well if
interference is of the type which is essentially
constant over the duration of two-bit periods.

In

particular, if the transmission medium is unstable,
a DPSK system may well be superior in performance
to that of the coherent PSK because of the diffi
culty of establishing a reliable phase-locked local
carrier signal.
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4 *3

DESIGN AND IMPLEMENTATION

As explained in the previous section, information
in the DPSK signal is carried in the phase transi
tions of the carrier signal, hence some means of
phase encoding the data stream is required in the
transmitter - this is done by the DPSK logic, which
consists of a delay-multiplier [4.8].

The reverse

process is carried out by the DPSK demodulator.

THE

DPSK

LOGIC

The block diagram of the implemented DPSK system is
shown in Figure 4.2.

It shows the DPSK logic in

the transmitter and the Demodulator in the receiver.
The delay-multiplication in the DPSK logic is
achieved digitally - the EX-OR gate is a digital
analogue of the multiplier.
Define:
br

=

i
r

=

b

the bit stream from the scrambler;
.
the bit stream that modulates the
RF carrier;

<|>r

=

the phase of the RF carrier.

Then Table 4.1 shows how the DPSK logic achieves
the phase encoding for a typical bit stream from
the scrambler.

An incoming bit stream, br , is

added (modulo-2) to the transmitted bit in the

»
Channel

Fig.4.2:

The Block Diagram
of the DPSK System

Mixer
Jkj

DPSK
Demodulator

jt.
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1-BIT
DELAY

LOWPASS
FILTER
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previous time slot, b^._^, to produce the current
*
i
transmitted bit, br .
A 'l1 in the transmitted bit
stream corresponds to the phase tt of the carrier
and 'O' to

0°.

The modulo-2 addition is achieved by a fast ECL
EX-OR gate, MC-10107, and the bit delay is obtained
by use of a high speed, D-type flip-flop, MC-10131.
The DPSK logic is in the same PCB as the scrambler
and the Error Propagation Limiter circuit.

TABLE

4.1

r
i
b
r

1

1

0

1

0

1

1

0

1

0 1

0

0

1

1

0

1

1

0

-©•

THE PHASE-ENCODING SCHEME

0

0

0

TT

TT

0

TT

TT

0

b

TEE

DPSK

IT

DEMODULATOR

The DPSK Demodulator, as shown in Figure 4.2,
consists of the delay-multiply and an integrator
(low-pass filter), and it extracts the bit stream,
br , from the IF signal by carrying out modulo-2
subtraction on it, that is, it carries out an
EX-OR operation on the IF signal.

In order that

the delay-multiply can achieve this, we equip it
with the following information:
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•1 *

=

d 0'

' O'

=

i(o'

(TTf U)

for 0 < t < 2T
—

0^ f o r 0 i

—

t i

2T

(Eq.4.1)

(E q . 4 . 2 )

that is, give a '0 - whenever there is no phase
change in the consecutive time slots, and a *1 *
otherwise.
Therefore the expected digital waveforms for a
typical bit stream, br , in the transmitter receiver
and the Data Regenerator assume the forms seen in
Figure 4.3.

The waveforms show that the demodul

ated bit stream has similar waveform to b r , .but the
regenerated data stream is identical to b^.
The 1-bit delay is obtained by a transmission type
of delay line.

The multiplier was selected to be

a double—balanced mixer, HP—10514, which is a lowlevel mixer with typical insertion loss of 5 dB
over the IF frequency range from 10 MHz to 300 MHz.
Define:

64)

=

phase difference between the LO and
RF inputs to the mixer;

E

=

the DC output of the mixer.

4>

Then, from the phase characteristic of the HP-10514,

=

90° ,

0

o

0

A

6<f>
6<f>
6<f>

<D
O

for

that:

A

observe

E

=

0

E

>

0

<

0

E
♦
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From our design,

64) should

switch between 0 and

which would ensure maximum excursions in E..

tt ,

Thus,

if there is no phase change in the consecutive time
slots, that is, for (tt,

or (0,

tt)

0),

6<f> =

0,

hence

gives maximum negative value, giving us the bit
'0* in accordance with Equation (4.2).

Similarly,

if there is a phase difference between two consecu
tive time slots,

|6<j>| > ir/2 , or if |s<j>{ =

tt ,

we have

E^ giving a maximum positive value.
The low-pass filter is just an RC filter which cuts
off at half the bit rate.

This can easily be modi

fied for various bit rates.
and

C

TEE

RF

-

At 10 Mbits/s, R = 50 ft

680 pF.

RECEIVER

The RF receiver in our case consists of the RF mixer,
the local oscillator and the IF stage.
The incoming microwave signal is mixed with a signal
from a C-band phase-locked oscillator, CMI PN 42P-2,
to produce an IF frequency which is an integral
multiple of the data rate.

The selection of the

actual IF frequency is not critical so long as it is
many times the data rate.

We have followed an

example by Nosaka et al. [4.7], and employed an IF
of 100 MHz for our tests at 10 Mbits/s.
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The RF mixer employed is a balanced mixer,
HP HMXR-5001, with a typical conversion loss of
7.5 dB at 4 GHz.

The output from the IF port is

coupled to the IF preamplifier through a micro
miniature wideband (10 K - 800 MHz) RF transformer,
Mini Circuits TMOI-1.
The schematic of the IF stage is shown in Figure
4.4.

It consists of a tuned transistor amplifier

followed by a power amplifier, a limiter and a
power splitter.

The centre frequency of the

LC-tuned circuit can be varied;
a bandwidth of 30 MHz.

it is designed with

rts output is fed to a

power amplifier, Philips OM-35Q.

An amplitude

limiter is employed, and is implemented with
Schottky barrier diodes, HP 5082-2800.

Its out

put is divided into two paths by an in-phase power
splitter, Mini Circuits, PSC-4.

One output of the

power splitter goes to the LO port of the mixer,
and the other to the RF port.

IF
FILTER

Fig.4.4:

The Block Diagram
of the IF Stage
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Delay Line

i

CHAPTER FIVE
THE RF MODULATOR
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CHAPTER 5:

5.1

THE RF MODULATOR

INTRODUCTION

5.1.1

THE RF SIGNAL PATH:

Figure 5.1 shows the position of the RF modulator in
the signal path.

The data stream from the scrambler

is fed to the DPSK encoding logic which, in turn,
feeds it to the RF modulator.

The RF modulator

'loads* it onto the microwave carrier, which trans
mits it in sequence, one bit at a time, to the
receiver.

The receiver carries out a frequency

conversion on the received signal and the DPSK demodu
lator, as described in Chapter Four, extracts the bit
information from the IF signal.
Important system specifications in the design of the
RF modulator are:
•

the carrier frequency;

•

the transmitter

•

the data rate;

•

the RF spectrum

•

the modulating pulse format.

power;

efficiency in bits/Hz; and

Data from
Scrambler

Fig.5.1:

DPSK
LOGIC

RF
MODULATOR

Position of the RF Modulator
in the Signal Path

2C0
I
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The information about the carrier frequency is
important, since RF modulators have finite bandwidths and an attempt has to be made in the design
to keep the carrier frequency at the centre of the
bandwidth.

In our case, the carrier frequency has

been specified as 4 GHz.

The combination of the

data rate and modulating pulse format dictates the
required speeds of the RF modulator.

The data rate

is specified as 10 to 30 Mbits/s and the modulating
pulse format is NRZ, resulting in the modulation
rate of 5 to 15 MHz.

The modulation rate is an

important parameter since in practice it sets an
upper bound on the volume of traffic which a digital
communications link will carry.

The spectrum

efficiency is not important in our case since the
system is a laboratory model with a single hop,
single channel, single polarization and single-way
digital communications link, and therefore can be
specified as 1 bit/Hz.

5.1.2

DIODES AND FERRITES AS ALTERNATIVES
There are basically two competing technologies
employed in digital phase shifting;
diode and ferrite devices.

these are

In ferrite devices,

phase shifting is achieved by application of a
magnetic biasing field which changes the magnetic
permeability and hence the phase delay of the RF
signal through the ferrite devices, whereas in PIN
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diodes, say, the phase shift is achieved by switching
♦
the PIN diodes 'ON' and 'OFF' and rerouting the
microwave signal.
A number of factors usually influence the decision
between the diode and the ferrite.

These include

system structure, insertion loss, carrier frequency,
power handling capability, temperature sensitivity,
and matching.

While no technology can claim abso

lute superiority over the other, the diode control
devices are more current [5.18] [5.19], and as such
they have been employed in this project.
Diode phase shifters generally have the following
advantages over the ferrite devices:
(1 )

They:

can be made more compact by employing
microwave integrated technology;

(2)

can be operated at higher modulation
rates;

(3)

have simpler construction and control
circuitry;

(4)

have higher temperature stability;

(5)

have reciprocal operation.

and
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5 -2

DIRECT RF MODULATION AND IF MODULATION

An RF modulator carries out the process of keying as
defined in Chapter Four, that is, it places the
digital information on the RF carrier.

For

biphase shift keying (BPSK) two discrete changes in
the phase of the carrier are produced, namely,
it

radians.

0

and

There are basically two methods of

achieving this discrete change in the phase of the
carrier signal with diode phase shifters.
•

by doubly balanced modulators;

•

by path-length switches.

These are:

and

Doubly balanced modulators employ high-speed Schottky
barrier diodes in a balanced bridge configuration.
By driving alternate pairs of diodes into conduction
with a modulating signal at the IF port, an effective
0° to 180° phase switching can be achieved on the RF
signal coming out of the LO port if the RF port is
the input port.

Such modulators are generally avail

able and provide good performance over wide
bandwidths [5.18].
Path-length switches employ diodes to switch between
different transmission paths whose phase difference
gives the desired phase shift.

Although they are

generally slower than the doubly balanced type, they
have been preferred in this project since they can be
made to switch microwave power levels of 50 mW with
ease at the required modulation rates.
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In each of these methods, modulation can be performed
directly at the carrier frequency (direct RF modula
tion) in which case a sinusoidal signal at the correct
RF carrier frequency is modulated by the incoming bit
stream from the scrambler (Fig.5.2a).

It can also

be performed at some intermediate frequency (IF
modulation)(Fig.5.2b)f where the modulated sinusoid
is to be upconverted to the proper carrier frequency.
Choice has to be made between direct RF modulation
and IF modulation.

IF modulation offers the follow

ing advantages:
(1)

Modulation occurs at a low level point in
the system, enabling the use of Schottky
barrier diodes to be employed.

These allow

production of carefully controlled balanced
waveforms which are independent of the data
stream pattern.
(2)

A high degree of phase accuracy can be
achieved easily at lower frequencies.

(3)

Swept frequency measurements for the test
equipment are simplified.

(4)

Back-to-back testing for the modulator/
demodulator units can be done without
introducing any transmission impairments an important advantage in experimental
equipment.

Fig.5 .2a:

Direct RF Modulation

Fig.5.2b;

IF Modulation

r
BANDPASS
FILTER

CHANNEL

i
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Local
RF Source
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The major disadvantage of IF modulation is the
increased system noise due to the IF oscillators and
the upconverter circuitry.

In addition, these extra

components lead to high cost and a higher number of
active devices, resulting in reduced system relia
bility.

Since the upconverters usually employ

high-Q bandpass filters, they have inherent speed
limitation due to severe intersymbol interference at
high data rates.

Hence, IF modulation is not suit

able for fast speeds of operation - a major
requirement in our laboratory model.
Direct RF modulation offers the following advantages:
(1)

It leads to:
-

a more compact system;

-

a cheaper system;

-

higher dc-RF efficiencies since only
few stages of amplification are needed.

(2)

Faster switching time can be attained with
the result that saturating solid state power
amplifiers (for their cheapness) can be used
with very little system degradation in the
transmitted signal, due to the AM-PM distor
tion .

(3)

The actual RF modulation function is physically
separate from the microwave source;

hence

these two can be optimized independently.
Should a higher power oscillator be required in
the future, it can be inserted without
redesigning the whole modulator.
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(4)

Direct RF modulation systems tend to be more
flexible in terms of ultimate system informa
tion capacity.

It is easy to add a (0°-90°)

phase shifter in series with a (0°-180°) phase
shifter and hence double the information rate.
The disadvantages of direct RF modulation lie in the
fact that:
•

PIN diodes may have to be used which are usually
difficult to drive at modulation rates exceeding
24 MHz [5.1] .

•

Wide tolerances are not acceptable in the system
components - leading to more stringent design
specifications and adjustment requirements.
However, this is slightly offset by the fact
that the operation is digital, hence the charac
teristics of the modulator are not sensitive to
small changes in the environmental temperature
or in the bias voltage.

Direct RF modulation has been adopted in the present
experimental equipment.

It can be employed at high,

medium or low carrier power levels.

High power RF

modulation is undesirable because of the relatively
high modulator power losses.

Even though an RF

amplifier can be used to compensate for the high
losses in the transmitted power, the scheme is still
unattractive because it leads to low dc-RF efficien
cies.

Figure 5.3a shows the block diagram of a high

power-level direct RF modulator.

Fig.5.3a:

High Power-level Direct RF Modulator

Fig.5.3b:

Low Power-level Direct RF Modulator

BANDPASS
FILTER

CHANNEL
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Direct RF modulation at lower power levels can be
employed also (Fig.5.3b).

The advantage of this

scheme would be that Schottky barrier diodes can be
employed in the modulator, Schottky barrier diodes
have very high switching speeds (=
data rates can be achieved.

2ns),

hence high

The only disadvantage

is that quite a few stages of RF amplification are
necessary to bring the power level to the required
transmitter level — an undesirable feature since it
leads to an increased equipment complexity and
consequently decreased reliability.
Direct RF modulation at medium power levels was found
suitable for the present experimental equipment since
obtainable switching diodes could be switched at
sufficiently high speed to satisfy the required
switching speed specifications at the given medium
power-level, 50 iaW - the rated maximum power for our
signal sources.

A block diagram of the realized

medium power-level direct RF modulator is shown in
Figure 5.4.

RF Source
(50 mW)

ISOLATOR

Data from
DPSK Logic
SWITCH
DRIVER

Fig.5.4 :

The Implemented 50 mW
Direct RF Modulator
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5 -3

DIGITAL DIODE PHASE SHIFTER

5.3.1

REVIEW

A diode phase shifter is the component designated as
SPST (Single Pole Single Throw) switch in Figure 5.4.
Its major function is to control the phase of the
microwave carrier.

As explained earlier, path-length

switches are to be employed, and there are, in
general, four types of diode phase shifters that are
well-known and employ the principle of path-length
switching [5.1],

These are:

•

the switched line;

•

the reflection;

•

the loaded line;

•

the high-low pass types of digital

and

phase shifters.
The simplest digital phase shifter is the switched
line type.

It consists of two SPDT switches which

select one of the two paths, as shown in Figure 5.5.
The achieved phase shift is 2ttA£/A, where Ai, is the
path difference between the two transmission paths,
and

X

is the wavelength of the microwave signal.

The reflection type of phase shifter is the second
in complexity.

It may consist of a. (90°, 3 dB) hybrid

coupler or a circulator.

As shown in Figure 5.6,

when the switch is open the microwave signal

Fig.5 .5:

Switched Line
A <t> = 2ttA ä /X

Fig.5.7 :

Loaded Line
A <J) = 2tan

Bn
1 i-V
b "2'
4 n

D I G I T A L PHASE S H I F T E R C I R C U I T S

Reflection

,
A<J> = 2 ttA£/X

B

= sin (A<j)/2)
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Fig.5.6:
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propagates to the end of the transmission line and
gets reflected at the short circuit, but when the
switch closes the short circuit is advanced to the
diode position by A£, resulting in a discrete phase
change given by 2itA£/A.
The next in complexity is the loaded line diode phase
shifter.

The inductive susceptance causes a phase

advance and the capacitive susceptance a phase lag
when they are switched in.

The A/4 separation

provides the best matching between the elements.

The

defining equations are as shown in Figure 5.7 [5.13],
The high-low pass filter is the most complex of the
four types.

The matching of the T circuit (Fig.5.8)

is provided by the proper selection of components.
Phase delay is provided by the low-pass circuit and
phase advance by the high-pass circuit.

The defining

equations are as shown in Figure 5.8 [5.6].
The selection of the appropriate phase shifter is
dictated by the intended application, but in general
the selection criteria will be based on the required
bandwidth, insertion loss, average power, peak power,
size, and complexity.

The switched line type tends

to be used more in applications where it would be
difficult to make fine adjustment in the final
assembly, the reason being that its phase shift is
well defined by the difference in the line lengths.
The reflection phase shifter, while it does not
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require fine circuit adjustments, tends to require
precision in construction, otherwise large phase
errors can result.

It has been employed in this

project and will be seen in the following sections.
The loaded line phase shifter is more suitable for
high-power, narrow-band applications [5.31], and the
high-low pass phase shifter gives a wide bandwidth
without using a circulator, and also gives the most
compact size of the four configurations [5.11].

5.3.2

THE REFLECTION DIODE PHASE SHIFTER

The type of phase shifter selected for implementation
in this project has been the reflection type employ
ing a circulator.
qualities.
(1 )

It has the following attractive

It:

requires the least number of high-speed
switching diodes of all the diode phase
shifters;

(2)

can easily be made compact by microstrip
techniques;

(3)

does not require complex driver circuitry;

(4)

can easily be operated at the required
microwave power levels of 50 mW at the
required data rates;

(5)

and

bandwidths of more than 300 MHz can be
achieved.
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TYPICAL

CHAPACTERISTICS:

A reflection diode phase shifter

Construction:

employing a circulator can be made with:
•

a shunt diode with a short-circuited transmis
sion line behind it;

•

a series diode with an open-circuited trans
mission line behind it;

•

a transmission line terminated with a lumped
circuit and a diode.

Phase

Mismatches between the circulator and

Error:

the terminating impedances contribute large phase
errors.

They are difficult to work with, because of

the stringent requirements on the interconnections
to avoid mismatches.
Insertion

Insertion losses are rather high

Loss:

(greater than 3 dB, typical), hence the selection of
a circulator with low insertion loss is important
since the RF signal passes twice through the circu
lator.

Mismatches between the components lead to

increased insertion loss.
Power

Handling

Capability:

Capable of high powers,

but the limit is usually imposed by the PIN diodes
employed [5.31].
Bandwidth:

Wide bandwidths can be obtained by connec

ting the diode directly to port

2

of the circulator,

taking diode parasitics into account [5.15].

In this
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case, the bandwidth will only be limited by the
circulator.

The transmission line approach has

narrower bandwidths.
Switching

Speed:

The maximum switching speed is

usually limited by the high speed diodes employed.
Cost:

The cost is dominated by the cost of the

circulator and the input and output isolators.

5.3.3

THE IMPLEMENTED RF MODULATOR

In the implementation of the reflection diode phase
shifter, we have opted for a T-transmission line
configuration in which the two arms are both a A/4
away from their junction point.

One arm is a shorted

end transmission line and the other an open-circuited
transmission line, and phase shifting is achieved by
switching between these two transmission lines.
The advantages of this circuitry are ease of implem
entation and the capability to meet the bandwidth
requirements of the project (more than 300 MHz) .

An

important merit of this configuration is that it
sacrifices bandwidth to achieve a better accuracy in
the phase shift, which now depends on a well-known
fixed length of transmission line behind the diode
position (the junction point), and the diode parasitics only contribute to the total phase error, as
will be seen in the next section.
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The schematic block diagram of the implemented RF
modulator is shown in Figure 5.9.

The manner of oper

ation is given below and the theoretical performance
degradation due to various factors is given in the
next sections.

OPERATION

Circular

Action:

The RF signal entering port 1 of the

circulator from the input isolator comes out of port 2
by circulator action and the RF signal reflected by
the diode switch comes out of port 3 of the circulator
to the output isolator.
Phase

Shift

Action:

The diode is at a X/4 position

from both the shorted-end and the open-circuited
transmission lines.

Hence, during reverse conditions,

an open circuit appears at the diode position due to
the short-circuit being X/4 away, leading to the angle
of reflection coefficient of 0°.

During forward bias

conditions, the open-circuited transmission line is
connected, hence a short-circuit appears at the diode
position due to the open-circuit being x/4 away,
resulting in the angle of reflection coefficient of
180°.
Driver

Action:

The driver is a high speed pulse

amplifier which provides the pulses needed to close
and open the diode switch in response to the data
stream from the DPSK logic encoder.

RF Source

ISOLATOR

H

A/4

Open
Circuit

Fig.5.9

A Functional Schematic of the
Implemented RF Modulator
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5 -4

CAUSES OF PERFORMANCE DEGRADATION
IN THE RF MODULATOR

The implemented digital phase shifter of Figure 5.9
attempts to achieve a phase shift of 180° on a
sinusoidal microwave carrier.

An ideal digital phase

shifter would achieve the 180° phase shift without
any phase error or amplitude variation on the micro
wave signal;

that is, it would transform A

t
o
to A cos(wot + tt) , where A is the amplitude of the

carrier signal and

cosoj

its frequency.

However, a practical system can be expected to fall
short of the ideal;

that is, there will be a phase

error on the 180° phase shift and the RF modulator
will have insertion loss.

The sources of performance

degradation have been grouped into the following
classes :

5.4.1

(1 )

phase error due to the nonideal diode switch;

(2)

phase error due to mismatches;

(3)

insertion loss due to the nonideal RF devices;

(4)

degradation due to finite switching time.

PHASE ERROR DUE TO THE NONIDEAL DIODE SWITCH

A perfect diode would switch between a pure short
circuit (R

=

0)

under forward bias conditions and a

pure open circuit (R = «>) under reverse bias condi
*
s
tions. Therefore, if a perfect diode were employed
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as a path-switch between the two arms of the
T-transmission line configuration of Figure 5.9, in
such a way that the open-circuited transmission line
is selected during forward bias conditions, an
infinite admittance would be seen at the diode posi
tion looking into the parallel combination of the
transmission lines, giving °° + j°° on the Smith chart
for all lengths of the transmission lines behind the
diode.

If the shorted-end transmission line is

selected during the reverse bias conditions, then a
zero admittance appears at the diode position.
In practice, however, the above conditions cannot be
met, because:
(1 )

the distance of the diode position from the
ends of the transmission lines will not be
exactly A/4, depending on the accuracy of
construction.

(2)

the diode has parasitic reactances.
are: the cartridge capacitance;
depletion layer capacitance;

These

the junction

and the whisker

inductance.
A practical diode exhibits inductive reactance during
forward bias conditions and capacitive reactance
during reverse bias conditions.

When the open-

circuited transmission line is connected (forward
bias conditions), the impedance seen looking into the
transmission line will be:

221

xsc

=

"j cotOd!) + j Xj

(Eq.5.1)

where:

6

=

2ti/\

dj

=

length of open-circuited trans

(Eq.5.2)

mission lines
x^

=

normalized inductive reactance of
the diode (forward bias conditions)

Equation (5.1) assumes that the normalized
impedance in the shorted-end transmission
line will be far higher than x .
sc
During the reverse bias conditions, the shorted-end
transmission line will be connected and its input
impedance will appear in parallel with the capacitive
reactance of the diode and the resultant impedance
will be Zqc, given by:
2oc

=

3 tan(3d2)// jxc

(Eq.5.3)

where:
xc

=

normalized capacitive reactance

dz

=

length of the shorted-end trans
mission line

Thus the normalized admittance, B

, will be given

by :
B

oc

where:

-j cot(.gd2) -jyc

(Eq.5.4)
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yc

B

=

VXc
l/z

oc

OC

Similarly, normalized admittance during forward bias
conditions, B
B

sc

sc

, will be given by:

=

1/Z

=

- x--tan t3d-----2 + x^

sc

from Equation (5.1)

The parasitic reactances x c and

(Eq.5.5)
^
will cause phase

errors on the required phase shift as will be seen
below.
Let the reflection coefficient, T, at the diode
position,, be given by:

T

=

Y, - Y
— ---Y + Y
o

(Eq .5.6)

where:
y

=

the characteristic admittance
of the transmission line, and

Y

=

the terminating admittance

If the terminating admittance is only reactive, that
is:
Y

then:

=

jB

(Eq.5.7)
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Y - jB
o
J
Ÿ + jB
o
J

T
&

(Y 2 - B2) - j 2 BY
O
O
Y ^ + B2
O

(Eq.5.8)

hence, the angle of reflection coefficient, <{,, will
be given by:
tan -T1

-2B/Yo

1

(Eg.5.9)

- <B/Yo)2.

=

-2 tan” 1 (B/Y )
o

=

-2 tan- 1 (Bn),

(Eg.5.10)

Bn = B/Yq

(Eq.5.11)

Thus the normalized susceptance, B^, would directly
give the angle of reflection coefficient.
Substituting Equation (5.4) and Equation (5.5)
respectively in Equation (5.11), we obtain angle of
reflection coefficient during reverse bias, (j)^, as:

$2^ =

~2

t a n ~ 1 [-yc

- cot(gd2)]

(Eq.5.12)

and similarly for forward bias angle of reflection
coefficient, cf>FBf we obtain:
=

-2 tan"1 [-l/{cot($d2) - x £ }]

(Eq.5.13)

224

The required phase shift will be given by:
(Eq.5.14)

^FB " ^RB
that is

-22

tan”1 [-y

cot( 3d2)]

For an ideal diode switch, dj and d 2 = X/4 and the
short-circuit reactance of the diode (x^) and the
open-circuit susceptance (yc) are zero, hence:
A<J>

=

7r

as required

Assuming the required precision has been obtained in
di

and d2 , the phase error will be controlled mainly

by y w and x X , whose effect can only be minimized by
choosing diodes with low parasitic reactances.

5.4.2

PHASE ERROR DUE TO MISMATCHES

Another source of phase error that exists in the type
of modulator employed is the intervening mismatches;
that is, between the circular port

2

and the diode

switch assembly, and the circulator output port 3 and
the terminating impedance.
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If we denote the reflection coefficient of the diode
switch by T , and that of the interconnection bv T
x

J

m'

then, as has been shown by Garver et al. [5.16] using
numerical techniques, the resultant phase error, e ,
P
can be approximated by:

[1+3

T
m
)Jsin
”1
X
TX

1 • / T
- ^sm(Tr

T

X

(Eq.5.20)
For

low-loss phase

is assumed perfect,

shifters,

T

=

that is, if diode switch

1,

hence substituting in

Equation (5.20) above:

e
p

=

±4sin”1 [T 1
L mJ

(Eq.5.21)

Thus, an intervening mismatch of VSWR = 1.1 will give
a maximum phase error of

12°.

In terms of VSWR, White [5.13] approximates this
phase error by:

e
P
For
e^

=

the previous
- 10

Equation

(Eq.5.22)

100(VSWR - 1)

, which

example
compares

of V S W R

= 1.1,

favourably

we

obtain

to t h a t o f

(5.21).

Another source of phase error in the type of modulator
employed here is the fact that the circulator has
finite isolation between the ports.

A 20 dB isolation

between the ports of the circulator is equivalent to a
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voltage reflection coefficient of
maximum phase error of ±22.8°.

0.1 , which

gives a

Thus it can be seen

that this type of phase shifter is very sensitive to
mismatches, hence it should work better if the circu
lator and the diode mount are printed on the same
stripline board without the intervening connectors.
In our case, these components are mounted separately.

5.4.3

. INSERTION LOSS DUE TO NONIDEAL RF DEVICES

Contributions to insertion loss, L , in the RF modusf
lator are due to:
(1 )

insertion loss of the circulator between
ports

(2)

1

and

2,

and between ports

2

and 3;

propagation through the transmission line
itself;

(3)

the mismatch between port 3 of the circu
lator and the diode mount;

(4)

the diode switch itself.

and
•

The objective in the design of the RF modulator is
to make the insertion loss as low as possible, since
it results in the heating of the phase shifter and
loss of power at the transmitter, and therefore
reduces the available SNR's at the receiving end.
The first three causes of insertion loss can be
reduced by selecting a circulator with low insertion
loss and by ensuring a good match between the compo
nents.

In the case of the diode switch, the
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insertion loss is a fundamental limitation by way of
the switch being nonideal.
Hines [5.14] has developed fundamental theorems in
RF switching, and these theorems predict the beha
viour of the diode switch from the parameters of the
diode.

One of these theorems, the Insertion Loss

Theorem, states that:
A diode phase shifter designed so that it has equal
dissipation in both the 'ON1 and the 'OFF' states,
and such that at a frequency of f Hz with an incident
power of P watts, gives a phase shift of A<J>, will
dissipate power,

P-p- =

watts, given by the formula:

4(j=-) sin (4£)
cs

(Eq.5.24)

where:
cs
C.
3
R

=

/R, Rr ]

=

junction capacitance

=

RF resistance during forward
bias conditions

R
R

=

RF resistance during reverse
bias conditions

The implications of this theorem to the circuit
designer are:
•

It does not matter which diode is used, the
diode switch will have insertion loss;

•

For a fixed frequency and power/ this insertion
loss increases with the desired phase shift;

228

•

The insertion loss can only be minimized by
reducing the ratio of the operating frequency,
f, to the upper cut-off frequency, f .
cs

Assumption of equal dissipation in both states makes
the above formula give optimistic results about the
insertion loss, whereas in practice, insertion loss
is dominated by the diode resistance at forward bias,
Rg•

Unequal insertion loss in both states is due to

the fact that reverse bias conditions usually cause a
higher VSWR than forward bias conditions.
[5.15]

Garver

has suggested that the unequal insertion loss

in both states can be equalized by putting a resis
tance in parallel with the diode which therefore
lowers the VSWR during reverse bias conditions, but
does not affect the forward bias VSWR very much.
When this is done, insertion loss, L , is given by:
s

L

20

s

log

1
T

where:

T

Z + R
.o
s

and:
Zq

=

characteristic impedance of the
transmission line

(Eq.5.25)
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hence
L

s

20

log

Z + R
o
o

20

log

(1

s
R

+

2^z )

(Eq.5.26)

o

where
Rs «

Zo

Hence this equalization improves the insertion loss
performance of the RF modulator.

5.4.4

DEGRADATION DUE TO THE FINITE SWITCHING TIME

THEORETICAL

LIMITATION

The basic structure of the PIN diode consists of a
P-layer on one side and a high conductivity N-layer
on the other, separated by a lightly doped high
resistivity I—layer.

During forward bias conditions,

charge accumulates in the I-region, and the switching
time limitation results from the requirement to clear
the I-region of this stored charge when the diode
switches from low impedance forward bias state to the
high impedance reverse bias condition.
The theoretical minimum switching time, t . , is
^
' min '
equal to the theoretical minimum transit time,
,
' m
required to clear the I-region of the carriers, which
t

is set by the saturated carrier velocity, v
across the width, w cm, of the I-region.

s

(cm/s)
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That is:
w
v_

m

(Eq.5.30)

The saturated velocity of the carriers in silicon is

107

cm/s and the breakdown voltage of small silicon

diodes is 105 v/cm.

Therefore the breakdown voltage,

vn , for a width, w cm, is given by:
D
vD
a

=

w x

105

v

from Equation (5.30)
VB
IOF

m

v

1
’ W

2 -

VB

(ns)

1000

(Eq.5.31)

min
A diode shunting a TEM transmission line with char
acteristic impedance of Zq can control a peak power,
P, given [5.14] by:
P

E2
8Z

=

where:

E = peak input

for

=

P

E

Vb/2

VB 2
32Z.

=

(Eq.5.32)

For a 50-ohm transmission line:
VB

=

4 0 (P)

(Eq.5.33)
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Combining Equations (5.31) and (5.33), we find the
theoretical limit of the switching speed as:

(p)3*
25

Tmin

(ns)

(Eg.5.34)

The derivation of Equation (5.34) assumes that the
diode is biased to
can reach V^.

so that the peak RF voltage

In most practical situations, very

low reverse bias levels are employed;

thus the

theoretical limit is never approached, indicating
that the practical limit of the switching time is by
far larger than that indicated by

t

. .

The fact

that the transition time between the 'ON* and 'OFF*
states is finite results in some form of degradation
on the system performance, as will be seen below.

EFFECT

ON M O D U L A T O R

PERFORMANCE

The finite switching time of the modulator degrades
the system performance, in that:
(1 )

it introduces amplitude to phase modu
lation distortion (AM-PM conversion);

(2)

it reduces maximum available signal power.

Amplitude

Modulation:

In BPSK systems, the 180°

phase shift requires that the two bias states be
diametrically opposite on the Smith chart - which
says that the normalized impedance in one bias state
should be equal to the normalized admittance in the
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other state.

Thus the trajectory of the impedance

on the Smith chart in one bias state passes through
a region of low impedance in order to change to the
equivalent admittance of the other bias state and,
because the transition through this low impedance
region can only occur in finite time, as outlined in
the previous paragraph, it results in the notching
of the microwave power at this point.
inherent limitation in the

0°

This is an

to 180° phase shifting

process, hence BPSK modulators have a 100% amplitude
modulation component during the switching period,
which implies that, if saturating amplifiers (because
of their cheapness and efficieny) are used to boost
the power output after modulation, there will be
large distortion due to AM-to-PM conversion.
Available

Signal

Power:

Fast switching speeds

compared to the data rate reduce emission of spectral
lines in the RF spectrum [5.28].

This is important

since it puts maximum transmitted RF energy into the
information sidebands.

The spectral lines do not

carry any useful information except the clock, and
they are undesirable since their energy increases
l(at the expense of the useful energy in the informa
tion sidebands) with the duration of the phase
transition times.

For example, the useful signal

power is reduced by 3 dB for a raised-cosine shaped
phase modulation as compared to the rectangularphase shaped modulation [5.29).
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However, according to Robinson and Hussain [5.21],
if the switching time is a small fraction (less than
20%) of the bit period, the effects of AM-PM conver
sion and the amplitude nonlinearity become secondorder contributions to the overall performance of
the PSK transmission system, hence they can be
ignored.

Signal energy in the sidebands can be

maximized by switching with speeds up to
bit period.

1%

The design goal in this project has

been to achieve switching time of at least
the data rate.

of the

20%

of
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5.5

DESIGN OF THE RF MODULATOR

5.5.1

SPECIFICATIONS:

(1)

The desired information capacity of the
proposed digital transmission system is
30 Mbits/s, hence the switching speed
must be less than

(2)

6 ns.

The modulator must also achieve a phase
shift of 180° with a phase error of less
than

(3)

10°.

The diode must have a minimum power hand
ling capability of 50 mW.

(4)

Insertion has to be kept to less than

.

3.5 dB.
-

5.5.2

C5)

The bandwidth must be at least 300 MHz.

DESIGN AND IMPLEMENTATION
OF THE PIN-DIODE SWITCH.

.

The selected PIN-diodes for the switch were the
Microwave Associates beam leads PIN-diodes , MA-473Q2,
with typical capacitance value of 0.03 pF at reverse
bias of +10v, and series resistance of 4.5 ohms with
forward bias currents of 10 mA, and typical switching
times of 5 ns.
The schematic of the implemented PIN-diode switch
configuration is shown in Figure 5.12.

2 x PIN diode

FROM DRIVER
RF Choke

Fig.5.12 :

A Schematic Diagram
of the Diode Switch
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The transmission line is fabricated on microstrip reinforced PTFE (RT Duroid 5880) with a thickness of
0.5 mm and a relative dielectric constant of 2.2 and its characteristic impedance is 50 ohms.

The

configuration employed has the advantage of allowing
simple biasing network for the PIN diodes.

The two

diodes are connected in parallel at the A/4 point,
asi. shown in Figure 5.12, to increase the power
handling capabilities and to decrease the series
resistance during forward bias.
The PIN diode switch circuit is enclosed in a
metallic box measuring 40 mm x 40 mm x 40 mm to
minimize any parasitic resonances at the operating
frequency of 4 GHz.

Both the RF input from the

circulator and the control input from the driver
have SMA connectors (Fig.5.23).

237

5 -6

DRIVER DESIGN CONSIDERATIONS

The main function of the driver is to control the
operation of the PIN diode switch;

that is, to close

and open the diode switch under the control of the
data stream from the DPSK logic encoder.

The

functional requirements that define the important
parameters of PIN diode switch drivers are:
•

the format of the driving signal;

•

the steady state reverse bias voltage
and the forward bias current;

•

5.6.1

and

the switching speed.

FORMAT OF THE DRIVING INPUT SIGNAL

The signals are NRZ data pulses from the output of
the DPSK logic encoder, whose output is a comple
mentary ECL level signal.

This signal is

differentially fed to the driver whose input
configuration consists of a differential amplifier
with ECL levels.

This improves the common mode

signal rejection capability of the driver and also
helps to break any possible ground loops by isola
ting the driver circuitry from the preceding DPSK
logic encoder and the scrambler circuits.
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5.6.2

THE REVERSE BIAS VOLTAGE
AND FORWARD BIAS CURRENTS

During the 'ON' transition time of the PIN diode
switch, forward current is injected into the PIN
diode switch.

This current has to be large enough

to ensure a small diode dynamic resistance for the
microwave signal;

its value was chosen to be

30 mA for the present experimental equipment.
During the transition time from 'ON' to 'OFF' state,
reverse bias current is needed to remove the charge
stored in the PIN diode during the forward bias
conditions.

This also provides a path for the

leakage current experienced by the reverse biased
PIN diode which is being subjected to 50 mW of
microwave power.

To ensure minimum insertion loss

in the modulator due to the partial conduction of
the PIN diode during the 'OFF1 conditions, the
specified reverse bias voltage levels must be main
tained at the PIN diode switch.

In our case, the

reverse bias voltage has been selected as + 10v, from
the Insertion Loss vs. Frequency Characteristic with
the reverse bias voltage as a running parameter for
the MA-47302.
Another overall design objective is to minimize the
power consumption of the driver and the PIN diode,
that is:
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-

the power dissipated in the PIN diode during
the forward and reverse bias conditions;

-

and

the DC power requirement of driver bias
circuits, regulators, and the fault monitor
circuit.

This objective requires that the driver be simple
and consist of minimum component count.

5.6.3

SWITCHING SPEED DESIGN CONSIDERATIONS

The switching speed specification is a function of
the combined performance of the PIN diode assembly
and the driver.

It is not uniquely determined by

the speed with which the bias currents and voltages
are being switched into the PIN diode, hence it is
a complex specification.

The high speed limitation

of the PIN diode has been discussed earlier (Section
5.4.4).

For the driver, the high speed limitation

is due to the junction capacitance of the semi
conductor devices, the stray capacitance in
combination with finite source, and load resistances
and the feedback capacitance with its Miller effect.
The effect of the above factors has been minimized
by:
•

the use of semiconductor devices that are
inherently fast with low output capacitance,
such as microwave switching transistors,
Schottky barrier diodes and PIN diodes;
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•

by avoiding deep saturation in the driver
output stages during the turn-on time, and
thereby minimizing the effect of storage
delay caused by the junction capacitance of
the semiconductor devices;

•

by paying particular attention to the circuit
layout to avoid stray reactances and adhering
in general to good RF circuit design practice
[5.30].
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5 -7

THE DRIVER DESIGN

The driver controls the PIN diode bias conditions in
response to the data stream.

Hence important design

parameters are the forward current through the PIN
diode, IF = 30 mA, and the reverse bias voltage at
the PIN diode, V_, = +10v.
Figure 5.13 shows the circuit schematic diagram to
achieve the above design parameters.

The next sec

tion describes how this proposed circuit meets the
objective of switching the forward bias current and
the reverse bias voltage at high speed.

Appendix D

gives full details on the circuit design.

5.7.1

OPERATION AND IMPLEMENTATION

The manner of operation of the proposed driver
circuit, as seen in Figure 5.13, can be explained
by reference to a simplified block diagram of
Figure 5.14.
With a 'O' at input of the pulse amplifier, +V
appears
hence

at

the

condition,
current

the
PIN
tne

p o i n t A,
diode

is

the PIN

reverse biased.

PIN diode

from the

+VB

diode

draws

supply.

B

cathode?
In

practically

this
no

CURRENT LIMITED
REGULATOR

+15v

r

/

J

T

PIN
DIODE
SWITCH
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Data from
DPSK Logic

FAULT MONITOR
CI RCUI T

HZZF
r6
-5v
Fig.5.13 :

The Schematic Diagram
of the Driver Circuit

Fig.5.14; A Functional Block Diagram of the
Driver and Pin Diode Switch

è
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With a '1' at the input of the fast switching
amplifier, a negative voltage appears at the point
A, forcing the PIN diode to conduct.
During the transition period from conduction to
reverse bias condition, there is residual charge in
the PIN diode, resulting in the transient reverse
bias current, IR , through the output pull-up resistor,
R.

Now in Figure 5.13, the fast switching amplifier

action is provided by the combination of the high
speed ECL-differential amplifier MC-10125;
diode, Di;

the Schottky barrier diodes, D 3 and Di+;

the PIN diode, D 2 ;
T 2;

the zener

the microwave transistors, Ti and

and the resistors,

R

\, R 3, Ri+.and Re:

and the

capacitor, Ci.
The pull-up action is provided by the combination of
R 2 , the microwave transistor, T 3, and the Schottky
barrier diode, D 5.

This circuit provides an active

pull-up action since the small reverse bias current
that would otherwise flow through R 2 and
PIN diode is now amplified by the

D5

3-factor

into the
of the

microwave transistor, T 3, as shown in the next sec
tion.

This increased value of IR results in

improved switch-off time of the PIN diode.
The components Cj and L 2 are speed-up elements of
the switch-on and the switch-off times of the PIN
diode switch.
next section.

Their action will be explained in the
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5.7.2

INCREASING THE SWITCHING SPEED OF THE DRIVER

Once the type of switching PIN diode has been selec
ted, as well as the form of interconnection between
the driver and the PIN diode assembly, the only means
left to the circuit designer to improve the switching
speed is by the use of passive components in the
driver circuit.
In Figure 5.13, the driver turn-on time is improved
by the capacitor, Ci , across the zener diode, D lf
thereby providing a shunt path for the logic signal
current to the fast switching Darlington Circuit of
Ti and T2.

The shunt-path provides a stronger over

drive for the switching circuit during the turn-on
times without degrading the turn-off time, since deep
saturation has been avoided by the use of non-linear
feedback provided by the Schottky barrier diode, P 3.
The only design criterion governing the choice of Ci
is that it present negligible impedance at the data
rate frequency.

It has been chosen to be 330 pF.

The turn-off time is improved by adding a shunt coil,
L lr across the Schottky barrier diode, D 5.

During

the turn-on time, the forward bias current through
the PIN diode is established through D5, and once
steady state is established, this current Is routed
through L^.

During the turn-off period, the current

through Lj cannot change instantaneously;

an induced
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voltage is established across Lj which has the correct
polarity to turn on the microwave transistor, T 3.
Define:
(1 )

XB

=

the current flowing through the
base of T 3 just after turn-off.

(2)

IF

=

the forward bias current flowing
through the PIN diode switch.

(3)

3

=

the current gain of T 3.

(4)

T

=

the data rate period.

Then the charge, Q, stored in the I-region of the PIN
diode during the forward bias condition for a period
of T seconds is given by:

Q

=

Ip T

(Eq.5.36)

During the transition from forward bias to reverse
bias, this charge must be extracted by the reverse
bias current surge, I_.
Xv

If the time required to

clear the I-region of this charge is T seconds,
'
s
then:
IF T =

Q - IR Ts

(Eq.5.37)

I_ T
F

(Eq.5.38)

hence:

but:
IR

=

pig, T 3 turned on
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Substituting in Equation (5.38), we obtain:

T

(Eq.5.39)

s

Thus, T s has been reduced by the factor of

3

in

Equation (5.39) because of the use of the microwave
transistor, T3.

In Equation (5.39), carrier recom

bination which occurs during the switch-off time has
been ignored, hence Equation (5.39) gives pessimistic
values of T .
s
Now the effect of

is to maximize

3lB

in Equation

(5.39), hence Lj must be large enough to saturate T 3
and hold it in conduction long enough to clear the
I-region of the PIN diode of the charge, Q.

It is

important to note that saturating T 3 does not affect
the switch-on time of the driver, since T 3 only
conducts momentarily during the turn-off times, and
at other times
emitter of T 3.

1^

actually shorts the base and the
Therefore, after the switch-off

time, T 3 recovers from saturation.
The additional advantage of saturating T 3 is that the
cathode of the PIN diode will then be connected
directly to the reverse bias power supply, +VR , which
is +15 volts in our case.
of Q.

This speeds up the removal

As T 3 comes out of saturation, the reverse

bias of the PIN diode is held through R2 and L]_,
hence it decays to the design value of +10v.„
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The selection of the suitable value is calculated in
the following manner:
If the induced voltage across Iq is denoted by v^ r

V.

(Eq.5.40)

1

Using approximation o f :

AVj.

=

L

Ü3
At

to saturate T 3 an approximately value of Av^ = 2v.
is required, deducing from the specifications of T 3
HXTR-5103 and the approximation:
AI_
F

=

30 mA

At

=

5 ns

(switching time)

Thus the approximate required value of Lj is:
Lx

=

300 n H

This was achieved with 4 turns of copper wire
(0.55 mm) on a fast ferrite rod.
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5 -8

5.8.1

HARDWARE REALIZATION

THE DRIVER

The circuit schematic of Figure 5.13 was realized on
a double-sided PCB.

High frequency techniques

have been observed such as ensuring plenty of ground,
keeping short paths and avoiding earth planes over
short-path connections.

Both the components and

the copper side earth planes are connected by
soldered pins along the edge of the PCB.

A short

coaxial cable length is used to connect the data from
the DPSK logic encoder.
The PIN diode switch assembly is mounted on the PCB
with screws that run through the PCB and the metallic
case of the PIN diode assembly.

A short wire

connects the centre pin of the SMA connector of the
PIN diode control input to the emitter of the micro
wave transistor, T 3.

The driver-PIN diode assembly

is mounted in a metallic box and the RF input of the
PIN diode assembly interconnects easily to the Port
2 of the circulator by female-to-female SMA connector
which runs through the wall of the metallic box.
The RF source, isolators, circulator and the driver
PIN diode assembly are all mounted on the same wooden
frame.
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5.8.2

FAULT DETECTION CIRCUIT

As one of the most important components in the trans
mission system, the RF modulator is mounted in its
own metallic box, unlike other components of the
system which are on cards.

Hence it is desirable in

the case of the RF modulator to incorporate a builtin fault monitor.
The fault monitor circuit should be simple, consist
of minimum component count, consume very little power,
and not load the PIN diode switch, yet it should
provide an indication about the occurrence of a mal
function in the PIN diode circuit, the driver, the
bias power supply, or the logic drive signal.

5.8.3

OPERATION AND IMPLEMENTATION

Figure 5.15 shows the schematic circuit of the fault
monitor circuit.

The fault monitor circuit consists

of a comparator - one of the spare gates of the
differential ECL-TTL amplifier, MC-10125.

The

comparator monitors V , the balance voltage between
the reverse bias voltage level at the PIN diode
cathode and the negative power supply voltage to the
MC-10125 amplifier and the Darlington Circuit.

V

is compared with a reference, V^, derived from VBB,
pin (1) of the MC-10125.

Fig.5.15:

A Schematic Diagram of the
Fault Monitor Circuit

PIN
DIODE
SWITCH

I

251
I

COMPARATOR

FAULT
INDICATOR
(LED)
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The condition of the driver and the PIN diode is
indicated by the LED state, 'ON' or 'OFF' in combi
nation with the input data level.

The fault

monitor circuit has been designed so that the fault
indication is in the same sense as the applied logic
level.

If a logic 'O' is applied at the input to the

driver, the LED should be in the 'OFF' state, and if
a 'l1 is applied, it should light up, that is, the
'ON' state.

Should this not occur, there is a mal

function in the system.
To achieve this form of fault indication, V

is

connected to the inverting input of the comparator;
if Vx > VF the LED is off.

This is a normal condi

tion if no drive signal (data) is being applied.
The degree of sensitivity of the fault indication is
controlled by how much V

is greater than V_.

By

adjusting R 2 a loss of more than 3 volts on the
reverse bias supply, +V , can be indicated while no
input signal is being applied.
The circuit reveals the following fault conditions:
(1)

a shorted PIN diode circuit;

(2)

an open-circuited PIN diode circuit;

(3)

a low voltage reverse bias;

(4)

a loss of forward bias supply;

(5)

a loss of logic input signal.

and

The manner in which the fault indication is achieved
is described in Appendix D.
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5-9

5.9.1

EXPERIMENTAL RESULTS

SWITCHING TIME MEASUREMENT

The switching time consists of the switch-on time
which is the transition period when the diode is
changing from nonconduction to conduction, and the
switch-off time is the transition period from conduc
tion to nonconduction.
Both these times are measured with the CRO after
phase detection.

They are defined as the time

period between the 10% and 90% points on the phase
transition waveform [5.23].

Hence the switch-on

time corresponds to the fall time and the switch-off
time to the rise time of the phase waveform.
Provided the phase detection diode is operated in
the square law region, its output voltage will be
proportional to the RF power.

10%

In this case, the

point corresponds to additional insertion loss

of 10 dB in the output power and the 90% to addi
tional insertion loss of 0.5 dB.

Figure 5.16 shows

a block diagram of the phase measurement set-up.
A 4 GHz unmodulated carrier is split between two
arms by a hybrid.

One arm transfers the signal

directly to the output hybrid and the other arm
contains the RF modulator (the device under test)
in which the RF signal is phase-modulated and then

90
RF Source
(4 GHz)
California
Microwave
(PN 41P-2)

(Narda 4063)

T H E RF
MODULATOR

Data from
Scrambler

F i g .5.16:

o HYBRID

S w i t c h i n g Time Test Set- u p

.Tetrorix.
7704A

}
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added to the signal in the first arm, through the
hybrid.

The crystal diode detects the output of

the hybrid and is displayed on the oscilloscope which
has a 50-ohm termination.

The attenuator is employed

to ensure that the crystal diode operates in the
square law region.
The crystal diode extracts the data rate from the
hybrid output in the following manner:
If the RF signal is sin wjt, where wj is the carrier
frequency, and the signal out of the second path to
the hybrid is sin[co1t + <{>(t) ], where <|>(t) is the
phase modulation, then the output of the hybrid will
be:
A(t) = sin[uiit + 90° + 90°]
+ sin[wit + <J>(t) ]

(Eq.5.42)

The output, vQ (t), of the diode detector will be
proportional to A 2 (t).
A 2 (t) = sin2 (w1t + 180°) + sin2 (co1t + <J>(t) )
+

2sin(u)it

+ 180°) sinCw^t + 4>(t))
(Eq.5.43)

The CRO will respond to the lower frequency component
hence consider:
VQ (t)

=

2sin(a)it

+

180°) sin(wit

+

cj> (t ) )

= -[cos 4>(t) — cos(2a)it + <(>(t) )]
(Eq.5.44)
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Therefore the CRO responds to -cos
takes values 0 and

tt .

(t) # and <j>(t)

Hence the maximum value on

the CRO display corresponds directly to the required
phase shift of

tt,

and the rise and fall times of the

resultant waveform display give the desired switchoff and switch-on times of the RF modulator
respectively, assuming that the response times of
the CRO and the diode detector are negligible.
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TEST

WAVEFORMS

FOR

THE

SWITCHING

TIMES

(a)

Figure 5.17a shows the reverse bias voltage
waveform, Vg , at the PIN diode cathode without
the speed-up inducer, L 2.

Fast turn-on times

are obtained, but the cessation of the forward
bias current is not as abrupt as required and
exhibits an exponential characteristic as it
turns off.
Figure 5.17b shows an expanded view of the turn
on time, which is about 10 ns.
as fast as required.

This is not

The turn-on time is only

affected by the turn-on characteristic of the
switching Darlington amplifier, hence it is the
same as shown in Figure 5.19c.

The turn-off

time is affected by the stray reactance at the
cathode of the PIN diode, and the switch-off
time is generally slower than the turn-on time
for nearly all PIN diodes used in switching
applications [5.27].
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F i g . 5 . 17a:

Reverse bias voltage, VB, at the
pin diode switch without the
speed-up inductor, ll
(showing very slow turn-off times)

Fig»5.17b:
_

Top Trace - Data stream
gQ-ttom Trace - Phase waveform
(showing a rise time or switch-off
time of 10 ns without the speed
up inductor)
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(b)

Figure 5.18a shows VB when the speed-up inductor
is connected.

It shows that the reverse bias

voltage quickly rises to the full reverse bias
supply, +VR , of 15 volts and then decays to the
design value of +10v as the transistor, T 3,
recovers from saturation.
Figure 5.18b is an expanded view of the switchoff time.

A reduction in the switch-off time

from 10 ns to less than 5 ns has been achieved
by the addition of the speed-up inductor.
Figure 5.18c shows an expanded view of the
switch-on time of less than 5 ns.

Hence the

switching speed design goal has been achieved.
(c)

In figure 5.19 we investigate the effect of
stray capacitive loading on the switching-time
of the modulator.

The capacitive loading of

12.5 pF is provided by the (10:1) probe which
is used to measure the bias voltage levels at
the PIN diode cathode.

Figure 5.19a shows that

the turn-off time has, in fact, increased and
Figure 5.19b shows that it has increased from
5 ns to 15 ns.

However, the turn-on time is

not affected by any capacitive loading at the
PIN diode cathode, as can be seen in
Figure 5.19c.
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F i g . 5 , 18a:

Reverse bias voltage, VR, (5 v/cm)
at the pin diode switch with the
speed-up inductor, Ll5 connected.
= +15 volts during the switchoff period, and decays to the
steady state value of + 10 volts

F i g . 5 . 18b:

Top Trace - Data stream, 10 Mbits/s
Bottom Trace - Phase waveform
(showing a rise time or switch-off
time of 5 ns with speed-up inductor,
Lls connected
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F ig .5 . 18c:

Top Trace - Data stream (2 v/cm)
Bottom Trace - Phase waveform (5 mV/cm)
(showing a fall time or switch-on time
of 5 ns)
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Fig»5.19a:

Top Trace - Vg (10 v/cm)
Middle Trace - Data stream (5 v/cm)
Bottom Trace - Phase waveform (5 v/cm)
(showing the slow turn-off time due to
probe capacitance at the PIN diode
swi tch)

F i g . 5 . 19b:

Top Trace - Data stream
Bottom Trace - Phase waveform
(showing an expanded view of the switchoff time of 15 ns)

Fig05019c:

Top Trace - Data stream
Bottom Trace - Phase waveform
(showing a switch-on time of 5 ns,
capacitive loading does not
affect the switch-on time)
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(d)

Applying the criterion of the switching time
being, at the most,

20%

of the data rate,

acceptable modulation rate for the RF modul
ator is 25 MHz, which corresponds to 50 Mbits
as the maximum bit rate that our modulator
can handle.
Test waveforms with a bit rate of 50 Mbits/s
are shown in Figure 5.20.

The phase transi

tions are still fairly rectangular, hence the
RF modulator can still be used for higher
modulation rates, depending on the intended
application.

However, tests were only

carried out up to 50 Mbits/s - the limit of
our available equipment.
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Fi go5.20:

Top Trace - A 50 Mbits/s Data stream
Bottom Trace - Phase waveform at
50 Mbits/s showing rectangular phase
modulation
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5.9.2

PHASE ERROR MEASUREMENT

The phase accuracy of the RF phase modulator in
switching between

0°

and 180° was measured by using

the experimental set-up of Figure 5.21. The data
input is a DC-level source, which can be varied
between 'O' and '1'.

The local oscillator is the

4 GHz source, California Microwave, PN 41P-2, and
the variable RF source is HP 8629C.
Both the RF and local oscillator are divided into
two paths which feed into two hybrids, A and B, as
shown, and one path of the RF signal contains the
RF modulator - the device under test.

The outputs

of the hybrids are detected by a matched crystal
diode detector pair, HP 8472A, and then fed to the
two channels of the vector voltmeter, HP 8405, which
reads the phase difference between the two paths
directly.

The lower hybrid, B, which feeds into

channel A of the vector voltmeter provides the refer
ence phase as phase modulation is provided in the
path which contains the RF modulator.
The principle of the measurement set-up can be
explained in the following manner:
Let the RF signal frequency be
the local oscillator frequency be
the arbitrary phase of the local oscillator
be

4> r

o'

Data

from

Scrambler

10 dB
ATT.
Directional
Coupler

(HP-8620C)

(Narda 4053)

VECTOR

RF S o u r c e
(2-8) GHz

T H E RF
MODULATOR

Matched
Diode
Detector
Local

Oscillator
(4 GHz)
(CM PN 41P-2)

Fig.5.21:

Phase Error Test Set-up

1:1 P o w e r
Splitter

(Narda 4063)

BO

Pair

.Q

(HP

( 8405A
HP )
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the RF phase modulation be <j>(t), and
“r F " WLO = “IF*
Then the RF signal can be denoted by
si*1 (“apt)
and the local oscillator by
sin'(a»LOt

<j> )'.

The output of hybrid A is:
v x (t) = sin (oj^t + <j>(t) + 90°)
+ sinCw^t + <J>Q)

(Eq.5.45)

and the output of hybrid B is:
v 2 (t) = sin(w

Kr

.

t + 90°) + sin (a) _t + <J> )
JLiU

O

(Eq.5.46)

Following the steps of Equations (5.42), (5.43) and
(5.44), the detected component out of the diode
detector of hybrid A is:

vA (t) =

- wL0)t + <j>(t) + 90° - <t>Q]

= cos (uT_t + <ji(t) + 90^ - <t> )
ir
O

(Eq.5.47)

Following a similar procedure, we obtain, for
hybrid B :
vB (t) = cos[wIFt + 90° - <f>Q ]

(Eq.5.48)
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Thus, the only difference between Equations (5.47)
and (5.48) is the modulation phase shift, <j>(t).
During application of 'O' to the input of the RF
modulator, Equations (5.47) and (5.48) are identical;
any imbalance due to slow drift in the frequency
sources is adjusted out by the phase offset adjust
ment of the vector voltmeter, so that the phasemeter
reads 0°.

During application of a '1' to the RF

modulator, the phase shift is read directly on the
phasemeter.

This procedure is repeated at each

test frequency and the result is a Phase Error vs
Frequency Characteristic, as seen in Figure 5.22.
Bandwidth of the RF modulator can be defined as the
frequency band over which the phase error is less
than 10°, which is the frequency band from 3.7 GHz
to 4.7 GHz, hence the bandwidth is approximately
1 GHz.

5.9.3

INSERTION LOSS MEASUREMENT

The average insertion loss of the modulator was
measured by monitoring the input power to the RF
modulator and its output power at a number of points
in the frequency band of interest (3.7 - 4.7 GHz).
The measurements are taken with the modulator running
at 10 Mbits/s.

INSERTION

LOSS

(dB)
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FREQUENCY

Fig.5.22:
—

(GHz)

Phase-error and Insertion
L o s s vs. F r e q u e n c y
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insertion
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loss

project was
(UD

3 7 41)
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average

3.3
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-
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-
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0.5
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insertion
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loss
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and thus the PIN diode switch insertion loss can
therefore be estimated to be 1.3 dB - this includes
the losses In the transmission line, the PIN diode
itself, and the intervening mismatch between the
diode mount and the circulator.
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The measured isolation of isolators was 27 dB, and
for the circulator it was 20 dB at 4 GHz.

The

measured VSV7R for the circulator in the frequency
band of interest is 1.2, and the measured VSWR for
the PIN diode assembly is 1.25.

Thus, from Equa

tion (.5.22) we can estimate maximum phase error due
to the existing mismatch as:
e

P

=

±100(1.25 - 1)

=

±25°

This gives the worst possible performance.
In practice, the actual phase error due to the above
cause will be determined by the total length of the
transmission line of the PIN diode switch [5.16],
and the parasitic reactances existing at the inter
connection between the diode mount and the circulator
- hence it is important to ensure a good connection
between the two.

The worst case performance with

respect to phase error is often not achieved in
practice, because the phase errors due to different
causes tend to cancel each other out, leaving the
phase error within the required margins over a
limited frequency range (the bandwidth.) .
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5 -10

SUMMARY

This section completes the design, construction
and performance tests on the digital RF modulator
with the following characteristics:

Centre frequency

4 GHz

Nominal phase shift

180°

Peak power (duty cycle 1:1)

50 mW

Number of switching diodes

2

Number of bits

1

Data rate

(10-30) Mbits/s

Forward bias current

30 mA

Reverse bias voltage

+10 v

Switching speed

5 ns

Bandwidth

1 GHz

Average insertion loss

3.3 dB

Phase error

< 10°

VSWR of PIN diode assembly

1.25

A picture of the hardware realization of the
digital RF modulator is shown in Figure 5.23.
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CHAPTER 6:

6.1

CONCLUSION

INTRODUCTION

The previous Chapters have described in detail the
principles of operation, the circuit design tech
niques, implementation characteristics and
performance measurements for each sub-unit of the
digital microwave system.
This Chapter concludes the work with a general
description of the interconnected sub-units and the
performance tests on the overall digital system.

A

brief review of the work undertaken in this project
is given, as well as possible extension of it.

276

6.2

SYSTEM

The
in

DESCRIPTION

block
Fig.

ADM

1.1,

Coder,

DPSK

where

RF

Data

ADM

The

Coder

of
a

-

the

major

and

part

of

Error

ADM

is

digitized
up

to

bit

employed

and

consequently

the A D M

mission
Error

The

stream.

at

the

Propagation

Error

Propagation
encoding

redundant

bits.

randomizes

nization
a

in

10-stage

scrambling
carrying

the

Its
the

without

at

a

signal

sampling
The

step

rate

output

integrator

is

is

error will

size magnitude

of

dissipating

trans

Decoder

is

provided

the

output

shift
adding

by

circuit.

circuit

stream without

bit

out modulo-2

analog

means

receiver.

feedback

circuit.

digital

Limiter

bit

Demodu

propagation

MHz).

the

the

Descrambler,

a transmission
in

Limiter

amplitude

which

A

50
A

error

Decoder.

errors

Decoder

a wideband

NRZ

at

Error

shown

Limiter,

DPSK

Recovery,

the

(adjustable

a persisting

Receiver,

Clock

serial

cause

RF

is
are:

Propagation

Decoding

receives

system

system blocks

The

1 M H z ) , which

10 M H z

implemented

Modulator,

Decoder.
is

(DC

the

Regenerator,

circuit

ADM

of

Scrambler

Logic,

lator,
and

diagram

feeds

stream,
The

addition

adding

any

the

Scrambler

aiding

bit

synchro

Scrambler
which

redundant
on

the

into

register
any

converts

consists
achieves

bits

the b i t

by

stream.

of

277

The

output

which

of

the

Scrambler

carries

out

a

scheme

on

stream

is,

which

the

serial

in

turn,

modulates

carrier.

The

RF

signal

carrier

switch.
levels
and

The
to

voltage

injects

diode

3.3

dB,

and

carrier

The

a phase

of

transmission
mission
or

a coaxial
the

a horn

through

the

a

less

RF

error

4 GHz.

RF

Modulator
For

consisted
In
of

coaxial

cable

adapter.
A

matching

and

The

ECL
-2V

into

is

at

a

the

+15V,

the

PIN

achieves

the

purposes,

in

to

the
the

loss

operating

connected

of

an

voltage

insertion

Modulator

to

the

the
trans

air medium
radio
was

connected

laboratory)

coaxial-to-waveguide

hop

antenna

mA

case

RF

(available

from

of

PIN-diode

input

either

the

the

and

3°,

test
of

consists

5 ns,

of

output

microwave

Modulator

less

bit

sinusoidal

30

than

output

Modulator

the

to

Logic

RF

varying

Digital

cable.

The

driver,

up

DPSK

encoding

Digital

a

changes

the

phase

Modulator

antenna

transition
metres.

the
of

RF

medium.

channel

channel,
to

of

frequency

output

phase

levels

The

speeds

to

of

to

stream.

source,

currents

switch.

switching

bit

Digital

driver

fed

differential

fed

the

is

length was
was

used

on

about
the

2

receiver

side.

The

RF

Receiver

Oscillator
The

mixer

which
output

consists

of

a mixer

produce

an

IF

is

amplified,

and

frequency
band

local
of

limited,

RF

100
and

MKz.

278

amplitude
DPSK
is

limited,

Demodulator.

amplified

system,

The

serial
clock

at

of

The

ECL-logic

Error

reconverted
The

which

analog

A

of

Input

regenerator

and

stream

its

in

major

the

consists
and

is

a

stable

derandomized by
subtrac

the

Scrambler,

consists

is

where

encoding

fed
it

bit

recovered by

ADM

system

a

of

a modulo-2

output

is

sub

out

Decoder

signal

stream

regenerated.

Mbits/s

like

bit

to

the

is
stream.
a digital

Decoder.

characteristics

is

as

Characteristics:

and

Data

bit

the

below:

System

A/D

the

and

amplitude

conversion

shown

10

Limiter

the

data

carries

devices,

to-analog

summary

at

Descrambler,

to

original

the

by

output

regenerator

The

Propagation

demodulation

re-timed

data

MHz.

to

demodulated

to

stream

Descrambler

tion.

is

the

bit

10

fed

it

of

NRZ

The

and

where

output

the

prior

D/A

interface

output

format

bandwidth

Fast ADM
120 n s e c

Coder
conversion

time)

NRZ
0 - 1

MHz

Scrambler/Descrambler

10- b i t e q u i v a l e n t p s e u d o 
random bit generator

Carrier

4 GHz

frequency

Stability

0.005%

Power output
circulator)
Modulation
Switching

(at

type
speed

the

13

dBm

2-level
5 ns

BPSK

279

Data
IF

Capacity

Frequency

Error

Coding

Demodulation

30
100

Mbits/s
MHz

Error Propagation
Limiter
Differential

Coherent

PSK

280

6.3

SYSTEM

All

EVALUATION

the

various

system,
been

with

The

disables
be

The

quality

rate

is

vs

of

as

assessed

although
of

DPSK

and

are

known

of

by

carrier-to-noise

by means

the

the

of

tests;

part

an

the

of

ratio

'eye1 diagram

of

performance
RF

its

(BER vs

assessment

subsystem

system.

digital

measuring

have

to be

its

entire

the

system,

DPSK

hence
the

microwave

microwave

bit

CNR)

error
charac

can

still

be

the

output

made

of

the

Demodulator.

setup

6.1.

for

It

the

consists

Receiver,

DPSK

BER measurement
of

DPSK

logic,

Demodulator,

frequency
ATTl

counter.

and ATT2,

noise

levels,

are
and

Variable
provided
to

set

An

initial

measurement

to

ensure,

by

received

source
which

path
is

varying ATTl
from

side.

read

setup

from

the

This
the

step

source

control

and

the

is

to

path

a

carrier,

carrier-to-noise

provides

value

in Fig.

attenuators,

use

a n d A T T 2,

signal

shown

RF M o d u l a t o r ,

noise

to

the

is

Regenerator,

Scrambler/Descrambler, a white

are

digital

of

transmission

best

teristic,

DPSK

tested,

the

configuration

evaluated

system

of

exception

back-to-back

can

RF

the

individually

working.

The

sub-units

the

of ATT2.

a power meter

that

side

ratios.

equal

powers

and

the

noise

0 dB

CNR

level

281

Fiq.6.1:

The BER measurement setup

282

To

obtain

a

whilst

ATTl

values

of

outlined

range
is

BER
for

of

kept
are

F i g . 3.15

characteristic

The

measurements

account

error

inherent

transmission
curve

1

shows

that

is

of

of

the

BER

of

IQ- 6 .

The

observed

the

theoretical

well

tions

as

result
of

outlined

in

could

be

the

taking

previous

the

given

the

by

two

graphs

is

required

10.5

dB

to

BER with

in

the

on

obtain

respect

considered

to be
RF

to
the

channel,

DPSK Demodulator,

extension
and

in

the

into

CNR

characteristics,
error

is

of

non-linearities

RF M o d u l a t o r
in

the

F i g . 6.2.

compared with

result

of

B E R vs

2 in

degradation

in

varied

procedure
The

without

3 dB

value

the

be

is

corresponding

curve

2 can

The

degradation

the

by

ATT2

3.

Comparison

Scrambler/Descrambler
as

using

theoretical

filter

The

performance

theoretical

effect

imperfect

given

additional

top

CNR,

Chapter

curve

in F i g . 6.2.

combined

in

channel.

an

for

constant.

obtained,

CNR

theoretical

values

degradations,

Regenerator
chapters.

degrada

ERROR RATE

283

CNR

F i g - 6.2:

The B E R vs C N R c h a r a c t e r i s t i c s

284

6. 4

SUMMARY

Chapter

1 introduces

approach

adopted

Chapters

2 to

digital

in

2,

a

to

be

and

encoded

this

tion

results

systems.
that

A

has

is

50

technique
system

in

our

has

In

Chapter

3,

the

the

clock

PLL

chip which
MHz,

pulse

but

application
ware

while

the

of

the

The
in

extended

to

DM

which

coding
overall

data

regene

clock

recovery

The

frequency

60 M H z .

large

is

heart

of

a readily-availahle

advantage
a

limit

synchronization

the

is

be

over

simple'coding

the

circuits.

high

implementation

only,

realized

simplified

of

ordinary

the

signal

PCM

employed,

a high-speed

circuitry

the

been
and

of

no word

has

achieves

with

DAC

use

consists

code

frequency

a much

since

described.

input

sample

has

sampling

reconstitution

can

of

the

bandwidth utiliza

codec

describe

extraction

per

operation

case.

subsystem which

and

of

resulted

we

and

them,

is

the

obtained

ADM

speed

configuration

necessary.

30

that

codec
in

improved

upper

coding

is

rator

an

speed

Its

the
MHz

in

ADM

changes

one-bit

wideband

algorithm.
set by

a

over

a high

to m e e t

development

digital

allows

into

efficiency

the

objectives

link.

fast

Delta-modulation

project

attempting

5 outline

microwave

In C h a p t e r

the

of

range

limit

The

PLL

unchanged
of

of

data

hard
rates.

285

Development
ulator
DPSK

is

of

DPSK

described

technique

simple

but

has

robust

synchronization
ambiguity

has

In

Chapter

RF

Modulator

effect

technique

In

been

wave
of

achieves

has

have
terms

data

the

presented,

of

conventional

high-speed

aspects

possible

of

development

of

digital

analysis

of

a

digital
to

keying

results

Its

in

The

than

50

of

performed
simpler
RF M o d u 
Mbits/s.

this

digital

basic

micro

principles

and hardware
performance

work

development
assessed

measurements.

in

The

achieved with

commercial

components

-

almost

work

projects.

microwave
hardware

the

use

of

exclusive.

carried

a computer

the

of

system was

the

of

phase

PIN-diodes

times.

objective

has

the

was

extension

its

the

receiver.

objective

design

of

RF m o dulation

shift

greater

Demod

carrier

and

delta modulated

and

capability

logic

The

developed.

circuit

readily-available

whole

a

the

which

primary
-

that

high-speed

switching
rates

use

development

biphase

RF

system which
in

in

and

The

required

the

carrier

been

high-speed

Some

is

been

operation,

a

switches.

RF

achieved

link

4.

in

been

employs

faster

conclusion,

has

not

describe

which

and

Chapter

eliminated

employed

circuitry
lator

been

the

Receiver

implementation

has

5 we

on

in

RF

resulted

path-length

directly

logic,

out

These

simulation

system,

which

here

emerge

include
model
will

non-linearities

of

the
the

enable

and

the

as

286

sensitivity

of

errors,

such

circuit

and

the

as

system

timing

BER

to

various

errors

in

the

RF M o d u l a t o r ,

and

sources

clock

Demodulator

of

recovery
degrada

tions .

The

system was

intended

experimental

work,

and

of

the

size

small.
levels
is

by

use

flexibility
spectrum

The

radio

can
of

systems

intersymbol

the

of

changes

disturbances.

in

on

such
gain

the

circuit

(50 mW). ,

system

circuitry
has

sufficient

repeaters

error

laboratory
rate

and

in

inves

digital

additive noise,

and

phase

operating
or

power

techniques.

in

as

rather

to h i g h e r

microwave

influence

recovery

the

application

factors

level

solid-state

RF m o d u l a t i o n

find

laboratory

employed was

system

interference,

linearities,
clock

of

incorporate

the

power

antennae

Furthermore,
to

short-hop

the

saturating

efficient

system

tigations

the

of

feasible.

hence

the

Extension

for

non

conditions

combinations

of

of

these

REFERENCES

287

REFERENCES FOR CHAPTER ONE
[1. 1]

Simpson, W.F. and Lonnen, K.W.T.,
"Planning of the main
transmission network for digital transmission", IPOEE,
Report Paper, London, October 16, 1973.

[1. 2]

Bylanski, P. and Ingram, D.G.W., Digital Transmission
Systems, Peter Peregrinus, 1976

[1. 3]

Martin, J., Telecommunications and the Computer, (2nd ed.),
Prentice-Hall, 1976.

[1. 4]

Feher, K . , Digital Communications: Microwave applications,
Prentice-Hall, 19810

[1. 5]

Hills, M.T. and Evans, B.G., Telecommunication System
Design, London: George Allen & Unwin, 1973.

[1. 6]

Murotanî, M. and Tachikawa, K . ,

"Microwave PCM system",

Japan Telecommunications Review, 1967.
[1. 7]

Fultz, K.E. and Penniek, D.B., "T-l carrier systems", Bell
Syst. Tech. Journal, Voi.44, September 1965.

[1. 8]

Cattermole, K.W., Principles of Pulse Code Modulation,
London:
Iliffe Books, 1969.

[1. 9]

Sobol, H.,

"Digital radio:

Systems, markets and trends",

IEEE 1977 Microwave Symposium.
[1.10]

Kirk, D. and Paoli ni, M.J.,
"A digital video system for
CATV industry", Proc. IEEE, Voi.58, July 1970.

[1.11]

Mi nani, T. et al., "An overview of digital transmission
network in Japan", Proc. IEEE Internat. Conf. on Commun.,
Vol.1, ICC-78, 1978.

[1.12]

Welch, H.E.,
"Applications of digital modulation techniques
to microwave radio systems", Proc. IEEE Internat. Conf.
on Commun., ICC-77, 1977.

[1.13]

Haykin, S.S., Communication Systems, New York:
& Sons, 1978.

[1.14]

Telecom Australia, Research Laboratories Review of
Activities, 1980/1981.

[1.15]

Dinn, N.F.,

"Digital radio:

John Wiley

Its time has come", IEEE
■

Communications Magazine, November 1980.
[1.16]

The Special Issue on Digital Radio, IEEE Trans, on Commun.,
Vol. COM-27, December 1979.

[1.17]

Hartman, P.R., "Digital radio technology:
Present and
future", IEEE Communications Magazine, July 1981.

288

REFERENCES FOR CHAPTER TWO

2 1]

[ .

Tomozawa, A. and Kaneko, H . , "Companded delta modulation
fortelephone transmission", IEEE Trans, on Communioations, Vol „ COM-16, February 1968.

[2 . 2]

De Jager, F.,
"Delta modulation:
A method of PCM trans
mission using 1-unit code", Philips Research Report,
Vol.7, December 1952.

[2. 3]

De Jager, F. and Greefkes, J.A.,
"Continuous delta modu
lation", IEEE International Symposium on Global
Communications, Vol.6, June 1964.

[2„ 4]

Brolin, S.Jo and Brown, J.M.,
"Companded delta modulation
for telephony", IEEE Trans. on Communications,
Vol. COM-16, February 1968.

[2. 5]

O'Neal, J.B.,
"Delta modulation quantising noise: Analy
tical and computer simulation results for Gaussian and
television input signals", Bell Syst. Tech. Joum.,
Vol.45, January 1966.

[2 .

Jain, AoK.,
"image data compression:
IEEE, Vol.69, March 1981.

6]

A review", Proc.

[2. 7]

Steele, R . ,
1975.

[2.

Betts, J.A. and Ghani, N., "Adaptive delta modulator for
telephony", Electronics Letters, No.6, 1970.

8]

Delta Modulation Systems, New York:

Wiley,

[2. 9]

Schindler, H . R 0, "Delta modulation", IEEE Spectrum,
Vol.7, October 1970.

[2 . 10]

Abate, J.E.,

"Linear and adaptive delta modulation",

Proc. IEEE, Vol.55, March 1967.
[2 .11 ]

Song, C.L. et al., "A variable step-size robust delta
modulator", IEEE Trans. on Communications, Vol.COM-19,
December 1971.

[2 .12 ]

Jayant, N.S.,
"Adaptive delta modulation with one bit
memory", Bell Syst. Tech. Joum., Vol.49, March 1970.

[2.13]

Mitra, D., "Mathematical analysis of an adaptive quant
izer", Bell Syst. Tech. Joum., Vol.53, May 1974.

[2.14]

Lei, J.R. et al.,
"Adaptive delta modulation systems for
video encoding", IEEE Trans, on Communications,
Vol. COM-25, November 1977.

[2.15]

Goodman, D.J., "A digital approach to adaptive delta modu
lation", Bell Syst. Tech. Joum., Vol.50, April 1971.

289

[2.16]

Bosworth, R.H. and Candy, J.C.,
"A companded one-bit
coder for television transmission", Bell Syst. Tech.
Joum., Vol.48, May 1969.

[2.17]

Greefkes, J.A.,
"A digitally companded delta modem for
speech transmission", Proa, IEEE International Confer
ence on Communications, June 1970.

[2.18]

Kikkert, C.J.,

"Digital techniques in delta modulation",

IEEE Trans, on Communications, V o l . COM-19, August 1971.
[2.19]

Hausser, K.J. and Zarda, S., "Design of digital controlled
delta modem", 12th Annual Conv., Proc. TREE, May 1969.

[2.20]

Daugherty, J.H.,
"Digitally companded delta modulation for
voice transmission", IEEE Circuit Theory Symposium, 1970.

[2.21]

Winkler, M.R.,

"Pictorial transmission with H.I.D.M.",

IEEE International Conference Record, Part I, 1965.
[2.22]

Baldwin, G.L. and Tewksbury, S.K.,
"Linear delta modulator
integrated circuit with 17 Mbits/s sampling rate", IEEE
Trans. on Circuits and Systems, Vol. CAS-2, July 1974.

[2.23]

Betts, J.A., "Adaptive delta modulator for telephony and
its application to the Adaptifon system - an alternative
implementation of the Lincompex concept", IEEE Trans,
on Communications, Vol. COM-19, August 1971.

[2.24]

Lane, R. and Murphy, B.T., "Delta modulation codec for
telephone transmission and switching applications",
Bell Syst. Tech. Joum ., Vol.49, July 1970.

[2.25]

Winkler, M.R.,

[2.26]

Taub, H. and Schilling, D.L., Principles of Communications
Systems, McGraw-Hill, 1971.

[2.27]

Brainard, R.C. and Candy, J.C., "Direct feedback coders:
Design and performance with television signals", Proc.
IEEE, Vol.57, May 1969.

[2.28]

Un, C.K. and Lee, H.S.,
"A study of the comparative
performance of adaptive delta modulations systems",
IEEE Trans, on Communications, Vol. COM-28, January 1980.

[2.29]

Magi 11, D.J. and Un, C.K., "Speech residual encoding by
adaptive delta modulation with hybrid companding",
Proc. IEEE Rational Electronic Conference, October 1974.

[2.30]

Greefkes, J.A. and de Jager, F., "Continuous delta modu
lation", Philips Research Report, No.23, 1968.

[2.31]

Transmission Systems for Communications, Technical Staff,

"High information delta modulation",
International Com). Record, Part 8, 1963.

Bell Telephone Laboratories, (4th ed.), 1971.

IEEE

290

[2.32]

Kyaw, A.T. and Steele, R . , "Constant-factor delta modu
lator", Electronic Letters, Vol.9, February 1973.

[2.33]

Rigby, G.A. and Smith, P.S.,
"An integrated delta modu
lator with 40 dB internal companding", Proc. IREE,
Vol.32, June 1971.

[2.34]

Boyce, W.M.,
"Step response of an adaptive delta modu
lator", Bell Syst. Tech, Joum. , Vol.55, 1979.

[2.35]

Das, J.,

"A critical review of delta modulation systems",

Electro Technology, Joum . Society of Electronic Eng.,
Bangalore, Vol.16, April 1972.
[2.36]

Jayant, N.S.,
"Digital coding of speech waveform:
PCM,
DPCM and DM quantizers", Proc. IEEE, Vol.62, 1974.

[2.37]

Joint Special Issue on Solid-state Circuits for Tele
communications, IEEE Trans. on Communications,
V o l . COM-27, February 1979.

[2.38]

Batson, B.H. and Vang, H.A., "Space shuttle adaptive delta
modulator design and performance", IEEE Telecom.
Conference, 1975.

[2.39]

David, NoC. and Makios, V., "Analysis and design of a
broadband delta modulation system", The Radio and
Electronic Engineer, Vol.51, March 1981.

[2.40]

Cummiskey, P., "Single-integration, adaptive delta modula
tion", Bell Syst. Tech. Joum0, Vol.54, October 1975.

[2.41]

Van der Weg, N.,
"Quantizing noise of a single integration
delta modulation system with an N-digit code", Philips
Research Report, Vol.8, October 1953.

[2.42]

Zetterberg, L.H.,
"A comparison between delta modulation
and PCM", Ericcson Technics, Vol.11, 1955.

[2.43]

Slepian, D., "On delta modulation", Bell Syst. Tech. Joum.,
Vol.51, December 1972.

[2.44]

Ishiguro, T, et a l ., "Digital PCM coder for tv - based on
DM/PCM digital conversion", IEEE Trans, of Communica
tions, Vol. COM-22, January 1974.

[2.45]

Eggermont, L.D.J.,
"A single-channel PCM coder with
companded DM and bandwidth, restricting digital filtering",
IEEE Conf. Record on Communications, ICC-74, 1974.

[2.46]

Goodman, D.J. and Greenstein, L.J., "Quantizing noise of
DM/PCM encoders", Bell Syst. Tech. Joum., Vol.52, 1973.

[2.47]

Goodman, D.J., "The application of delta modulation to
analogue-to-PCM encoding", Bell Syst. Tech. Joum .,
Vol.48, February 1969.

291

[2.48]

Cheung, W.N.,

"Design and performance of delta modulator",

International Joum. of Engineering Education, Vol.14,
1977.
[2.49]

Niwa, K. et a l ., "A discretely adaptive delta modulation
codec", IEEE Trans. on Communications, V o l . COM-29, 1981.

[2.50]

Eggermont, L.D.J. and Dijkmas, E.C.,
"Signal/quantising
distortion ratio measurements of fast adaptive delta
modulation systems", IEEE Int. Conf, on Acoustics, Speech
and Signal Processing, 1978.

[2.51]

Iwersen, J.E.,
"Calculated quantizing noise of single
integration delta-modulation coders", Bell Syst. Tech.
Joum., September 1969.

[2.52]

Wang, P.P.,

"Idle channel noise of delta modulation", IEEE

Trans. on Communications, Vol. COM-16, October 1968.
[2.53]

Zetterberg, L.H. and Uddenfeldt, H., "Adaptive delta modu
lation with delayed decision", IEEE Trans, on Communica
tions, Vol. COM-22, September 1974.

[2.54]

Greenstein, L.T.,
"Slope overload noise in linear delta
modulators with Gaussian inputs", Bell Syst. Tech. Joum.,
March 1973.

[2.55]

Jayant, N.S. and Rosenberg, A.E., "The preference of slope
overload to granularity in delta modulation of speech",
Bell Syst. Tech. Joum., Vol.50, December 1971.

[2.56]

Goodman, D.J.,

[2.57]

Betts, J.A., Signal Processing, Modulation and Boise,
English University Press, 1970.

[2.58]

Schindler, H.R.,
"Linear, non-linear and adaptive delta
modulation", IEEE Trans, on Communications, V o l . COM-22,
November 1974.

[2.59]

Halijak, C.A.,and Tripp, J.S.,
"A deterministic study of
delta modulation", IEEE International Conf. Record,
Part 8, 1963.

[2.60]

Jayant, N.S.,

"Delta modulation granular quantising noise",
Bell Syst. Tech. Joum,., Vol .48, May 1969.

"Characteristics of a delta modulator",

Proc. IEEE, Vol.59, March 1971.
[2.61]

Greefkes, J.A. and Riemens, K . , "Code modulation with
digitally controlled companding for speech transmission",
Philips Tech. Rev., Vol.31, 1970.

[2.62]

McNair, I.M.,
"Subscriber loop multiplex - a high pair gain
system for upgrading and growth in rural areas", IEEE
Trans, on Communications, V o l . C0M-15, August 1967.

292

[2.63]

Nielsen, P.T.,
"On the stability of double integration
delta modulators", IEEE Trans, on Communications,
Vol. COM-19, June 1971.

[2.64]

Kikkert, C.J., Digital Techniques in Delta Modulation,
Ph.D. Thesis, University of Adelaide, February 1972.

[2 o65]

Wolf, J.K.,
"Effects of channel errors on delta modula
tion", IEEE Trans, on Communications, Vol. COM-14,
February 1966.

[2 .66]

Newton, C.M.B.,
prediction",

[2.67]

"Delta modulation with slope-overload

Electronic Letters, Vol.6, March 1970.

Balph, T.,
"Use of ECL - 10,000: Layout rules to help
solve PCB-board interconnect problems", Electronic

Design,
[2 .68]

Maul, L.,

"ECL 10,000 layout and loading rules", Electronic

Design,
[2.69]

Balph, T.,

"Avoid ECL - 10,000 wiring problems", Electronic

Design,
[2.70]

Gersho, Ai,

"Stochastic stability of delta modulation",
.

Belt Syst. Tech. Joum ., Vol.51, 1972.
[2.71]

Aaron et a l ., "Response of delta modulation to Gaussian
signals", Belt Syst. Tech. Joum., Vol.48, 1969.

[2.72]

Johnson, F.B.,
"Calculating delta modulator performance",
IEEE Trans. on Audio and Electro-acoustics, Vol. AU-16,
March 1968.

[2.73]

Song, D.Co,
"Adaptive delta modulation for companded PCM
coding and decoding", IEEE Trans, on Communications,
Vol. COM-25, May 1977.

[2074]

Candy, J.C.,
"Limiting the propagation errors in one-bit
differential codecs", Belt Syst. Tech. Joum., Vol.53,
October 1974.

[2.75]

Van Landingham, A.F. and Tu, Y., "A predictor adaptive
delta modulator", IEEE International Conf. on Acoustics,
Speech and Signal Processing, 1978.

[2.76]

Gotz, B., et a l ., "Idle channel noise characteristic of a
delta modulator with step imbalance and quantizer
hysteresis", Proc. IEEE 1974 International Conf. on
Communications, June 1974.

[2.77]

Kikkert, C.J.,

"A comparison of code modulation systems",

Proc. IEEE, March 1975.

293

[2.78]

Dodds, D.E., et al.,
"Error tolerant adaptive algorithm
for delta coding", Proc, IEEE 1978 International Conf,
on Communicationsy 1978.

[2.79]

Scheinberg, N. and Schilling, D.L.,
"Techniques for
correcting transmission errors in video adaptive delta
modulation channels", IEEE Trans, on Communications^
Vol. COM-24, September 1976.

[2.80]

Moriya, T., "Realization of an adaptive delta modulation
codec robust to channel errors", IEEE Trans, on Circuits
and Systems_, Vol. CAS-25, July 1978.

[2.81]

Alt, M.H.,
"A technique for correcting transmission errors
in delta modulation channels", Proc, IEEE 1974 Inter
national Conf, on Communications 1974.

294

REFERENCES FOR CHAPTER THREE
[3. 1]

Roza, E., "Analysis of phase-locked timing extraction
circuits for pulse-code modulation", IEEE Trans. on
Communications, Vo l . COM-22, September 19740

[3o 2]

Harrison, L.J.,
"A high speed regenerator for digital
signals", The Marconi Review, Second Quarter 19740

[3. 3]

Roza, E. and Millenaar, P.W.,
"An experimental 560 Mbits/s
repeater with integrated circuits", IEEE Trans. on
Communications, Vo l . COM-25, September 1977.

[3. 4]

De Lange, 0 oE o, "The timing of high-speed regenerative
repeaters", BeVl Syst. Tech. J o u m ., Vol.37, November
1958.

[3. 5]

De Lange, OoE. and Pustelnyk, M e , "Experiments on the
timing of regenerative repeaters", Bell Syst. Tech.
J o u m 0, Vol 037, November 1958.

[3. 6]

Rowe, HoEo,
"Timing in a long chain of regenerative binary
repeaters", Bell Systo Tech. Joum., Vol.37, November
1958.

[3. 7]

Franks, L.E.,
"Carrier synchronization in data communica
tions - a tutorial review", IEEE Trans, on Communications,
Vol. COM-28, August 1980.

[3. 8]

Gardner, F.M., Rhaselock Techniques, (2nd e d Q), New York:
Wiley, 1979.

[3. 9]

Viterbi, Principles of Coherent Communication, New York:
McGraw-Hill, 19660

[3.10]

Bennett, W.R„,
"Statistics of regenerative digital trans
mission", Bell Systo Techo Joum., Vol 037, November 1958.

[3.11]

Meyers, M 0H 0 and Franks, L.E.,
"Joint carrier, phase and
symbol timing recovery for PAM systems", IEEE Trans, on
Communications, Vo l „ COM-28, August 1980.

[3.12]

Rich, M.A.,
"Designing phase-locked oscillators for synch
ronization", IEEE Trans, on Circuits and Systems,
Vol. CAS-21, July 1974.

[3.13]

Dorros, I. et al., "An experimental 224 Mb/s digital
repeatered line", Bell Syst. Tech. J o u m 0, Vol.45,
September 1966.

[3.14]

Edson, T.O. and Henning, H.H.,
"Broadband codecs for an
experimental 224 Mb/s PCM terminal", Bell Syst. Tech.
Joum., Vol.44, November 1965.

295

[3.15]

Saltzberg, B.R., "Timing recovery for synchronous binary
data transmission", Bell Syst. Tech. J o u m ., Vol.46,
March 1967.

[3»16]

Takasaki, Y„, "Optimizing pulse shaping for baseband
digital transmission with self-bit synchronization",
IEEE Trans. on Communications Vol. COM-28, August 1980.

[3.17]

Takasaki, Y., "Timing extraction in baseband pulse trans
mission", IEEE Trans. on Communications Vol. C0M-20,
October 1972.

[3.18]

Manley, J.M., "The generation and accumulation of timing
noise in PCM systems - an experimental and theoretical
study", Belt Syst. Tech. J o u m Vol.48, March 1969.

[3019]

Gardner, F 0M„,

"Self-noise in synchronizers", IEEE Trans,

on Communications Vol. COM-28, August 1980.
[3.20]

Moghazy, A.E. et a l ., "Digital PCM bit synchronizer and
detector", IEEE Trans0 on Communications, Vol. COM-28,
1980.

[3.21]

Ramsay, R.D., "Digit synchronization for data transmission
systems", Proc. IEEE, Vol.34, March 1973.

[3.22]

Sunde, E.Do, "Self-timing regenerative repeaters",
Syst. Techo J o u m Vol 036, duly 1957.

[3.23]

Bennett, WoRo and Davey, J.R.,
McGraw-Hill, 1965.

[3.24]

Fracassi, RoD. and Froehlich, F.E., "A wideband data
Station", IEEE TranSo on Communications, Vol„ COM-14,
October 1966.

[3.25]

Bylanski, P., Digital Transmission Systems, London:
Peregrinus, 1976.

[3.26]

Aaron, M„R0, "PCM transmission in the exchange plant",
Bell Systo Tech. Joum.3 Vol .41, 1962.

[3.27]

Cunningham, P.B. et al., "A new TL regenerative repeater",
Bell Lab. Records> 1971, pp.109-114.

[3.28]

Lindsey, W.C.,

[3.29]

Lindsey, W.C. and Simon, M.K., Telecommunication System
Engineering, New Jersey: Prentice-Hall, 1973.

[3.30]

Meyers, M.H. and Franks, L.E., "New results in timing
recovery for data communications ", IEEE Proc. of 1978
Telecommunications Conf.^ 1978.

Bell

Data Transmission, New York:

Peter

Synchronization Systems in Communication
and Control, New Jersey: Prentice-Hall, 1972.

- 296

[3.31]

Franks, L.E. and Meyers, M.H.,
"Synchronization performance
of PAM carrier systems", IEEE Proc. of 1978 International
Conf, on Communications, 1978.

[3.32]

Spilker, J.J., Digital Communications by Satellite,
Jersey:
Prentice-Hall, 1977.

[3.33]

Signetic Corporation,

[3.34]

Thrift, P.R.,

New

Signetics Data Manual, 1976.

"Using open emitter coupled logic gates",

Computer Design, May 1971.
[3.35]

Betts, J.A., Signal Processing Modulation and Noise,
The English University Press, Chapter 8, 1970.

[3.36]

Catt, I., "Time loss through gating of asynchronous logic
signal pulses", IEEE Trans. on Elec. Computers,
V o l . EC-15, February 1966.

[3.37]

Signetics Corporation, Signetics Analogue Manual, 1976.

[3.38]

Glitlin, RoDo and Hayes, J.F., "Timing recovery and
scramblers in data transmission", Bell Syst. Tech. Joum.,
Vol.54, March 1975.

[3.39]

Aratani, J.,

"An experimental 200 Mbits/s PCM repeater",

Rev. Electr. Commun0 Lab. Japan, Vol.l7, 1969.
[3.40]

Aratani, J., "Degradation of error rate in PCM repeatered
line caused by incomplete pulse recognition", Elect
ronics and Communications in Japan, Vol049, 1966.

[3.41]

Savage, JoEo, "Some simple self-synchronizing digital data
scramblers", Bell Syst. Tech. J o u m a, Vol .46, February
1967.

[3.42]

Kasai, H. et a l .,

"PCM jitter suppression by scrambling",

IEEE Trans, on Communications, Vol. COM-22, August 1974.
[3.43]

Golomb, S.W.,

Shift Register Sequences, Holden-Day, 1967.

[3«,44]

Leeper, D.G.,

[3.45]

Arazi, B.,

[3.46]

Forney, D.G., "Coding and its application in space commu
nications", IEEE Spectrum, June 1970.

[3.47]

Robinson, J.P. and Bernstein, A.J., "A class of binary
recurrent codes with limited error propagation", IEEE
Trans• on Information Theory, Vol. IT-13, January 1967.

"A universal digital data scrambler", Bell
Syst. Tech. J o u m 0, Vol.52, 1973.
"Self-synchronizing digital scramblers", IEEE
Trans, on Communications, Vol. COM-25, December 1977.

297

REFERENCES FOR CHAPTER FOUR
4. 1

Edwards, J.R.»
"A comparison of modulation schemes for
binary data transmission", The Radio and Electronic
Engineer, Vol.43, September 1973.

4. 2

Jain, P.C., "Error probabilities in binary angle modula
tion", IEEE Transo on Information Theory, V o l IT-20,
January 1974.

.

4. 3

Lathi, B.P.,

4. 4

Coates, R.F.W.,

4. 5

Park, J.H.(Jr.),

Communication Systems, Wiley, 19680
Modem Communications, Macmillan, 1975.
"On binary DPSK detection", IEEE Trans.

on Communications, Vol. COM-26, 1978.
4. 6

Williams, P.Mo,
"A 5.9 GHz low-capacity digital radio
field-trial system", GEC Journal of Science and
Technology, Vol.42, 19750

4» 7

Nosaka, K. et al., "PSK demodulator with delay line for
the PCM-TDM system", IEEE Trans. on Communications,
Vol. COM-18, August 1970.

4o 8

Carlson, A.B.,
Hill, 1975.

40 9

Schwartz, Mo et alo. Communication Systems and Techniques,
McGraw-Hill, 1966.

4.10

Kurtz, S.Ro,

Communication Systems (2nd ed.), McGraw

"Zero in on mixer phase measurements errors",

Microwaves, January 1979.
4.11

Kurtz, S.R.,

"Specifying mixers as phase detectors",

Microwaves, January 1978.
4 012

Miyagawa, S. and Yamamoto, H., "On the error rate of
differentially coherent phase modulation for microwave
regenerative repeaters", Review of the Elect. Comm0
Lab
V o l « 17, April 1969.

o,

4.13

Durrain, S.Ho, "Digital amplitude-phase shift keying with
m-ary alphabets", IEEE Trans. on Communications,
Vol. COM-22, 1974.

298
REFERENCES FOR CHAPTER FIVE
[5. 1]

White, J.F.,

[5. 2]

Staniforth, J.A., Microwave Transmission The English
University Press, 1972.

[5. 3]

Hewlett Packard,
1980.

[5. 4]

Koehler, D.,

Semiconductor Control3 Artech House, 1978.

Diode and Transistor Designerfs Cataloguey

"Semiconductor switching at high pulse rates",

IEEE S p e c t r u m November 1965.
[5. 5]

Budinsky, J., Techniques of Transistor Switching Circuits
London:
IIlife Books, 1968.

[5. 6]

Garver, R.V.,

"Broad-hand diode phase shifters", IEEE
Trans. on Microwave Theory and Techniques Vol. MTT-20,
May 1972.

[5. 7]

Little, W.A., et al.,
"Hybrid integrated circuit phase
shifters", IEEE International Solid-State Circuit Conf.
D i g e s t 1967.

[5. 8]

Battershall, B CW. and Emmons, S.P.,
"Optimization of diode
structures for monolithic integrated circuits", IEEE
Trans. on Microwave Theory and Techniques V o l . MTT-16,
July 1968.

[5. 9]

White, J.F.,
"High power, PIN diode controlled microwave
transmission phase shifters", IEEE Trans, on Microwave
Theory and Techniques^ Vol. MTT-13, March 1965.

[5.10]

Stewart, R.G. and Guiliano, M.N., "X-band integrated diode
phase shifters", 1968 IEEE-GMTT International Microwave
Symposium Digest, 1968.

[5.11]

Ono, P„ and Plitkins, A., "Miniature multi-kilowatt PIN
diode MIC digital phase shifter", 1971 IEEE-GMTT Inter
national Microwave Symposium Digest^ 1971.

[5.12]

White, J.F.,

"Diode phase shifters for array antennas",

IEEE Trans, on Microwave Theory and Techniques3 Vo l .
MTT-22, June 1974.
[5.13]

White, J.F.,
"Review on semiconductor microwave phase
shifters", Proceedings of the IEEE3 Vol.56, November
1968.

[5.14]

Hines, M.F.,
"Fundamental limitations in RF switching and
phase shifting using semiconductor diodes",
Proceedings of the IEEE3 Vol.52, June 1964.

[5.15]

Garver, R.V., "Broadband binary 180° diode phase modula
tors", IEEE Trans, on Microwave Theory and Techniquess
Vol. MTT-13, January 1965.

299

[5.16]

Garver, R.V., "Errors in S n measurements due to residual
SWR of the measurement equipment", IEEE Trans. Micro
wave Theory and Techniques3 V o l . MTT-20, 1972.

[5.17]

Glance, B., "A fast low-loss microstrip PIN diode phase
shifter", IEEE Trans. Microwave Theory and Techniques
Vol. MTT-27, January 1979.

[5.18]

Garver, R.V., Microwave Diode Control Devices> Artech
House, 1976.

[5.19]

Glance, B. and Amitay, N . , "A fast-switching low-loss
12 GHz microstrip 4-PSK path length modulator", IEEE
Trans, on Communications3 Vol. COM-28, October 1980.

[5.20]

Amitay, N. and Glance, B., "Switching performance of a
12 GHz phase shifter/driver module for satellite commu
nications phase array", IEEE Trans, on Communications^
Vol. COM-29, January 1981.

[5.21]

Robinson, J.M. and Hussain, H., "Design of direct phase
modulators for high speed digital radio systems using
MIC techniques", IEEE 1977 GMTT International Micro
wave Symposium, 1977.

[5.22]

Georgopoulos, C.J.,
"Pin-driver design saves times",
Microwaves; August 1972.

[5.23]

McDade, J.C. and Schiavonne, F., "Switching time perfor
mance of microwave PIN diodes", Microwaves, December
1974.

[5.24]

Garver, R.V.,

Microwavesy

"PIN diode switches:
February 1978.

Speed vs power",

[5 025]

Terrio, F.GC et a l ., "A low-cost PIN diode phase shifter
for airborne phase-array antennas", IEEE Trans, on
Microwave Theory and Techniques Vol. MTT-22, June 1974.

[5.26]

Lynes, G 0D. et a l ., "Design of broadband 4-bit loaded
switched-!ine phase shifter", IEEE Trans, on Microwave
Theory and Techniques3 Vol. MTT-22, June 19740

[5.27]

Watson, :H.A., Microwave Semiconductor Devices and their
Circuit Applications> New York: McGraw-Hill, 1969.

[5.28]

Prabhu, V.K., "Spectral occupancy of digital anglemodulation signals", Bell System Tech. Journal, Vol.55,
April 1976.

[5.29]

Prabhu, V.K., "PSK-type modulation with overlapping base
hand pulses", IEEE Trans, on Communications_, Vol.
COM-25, September 1977.

300

[5.30]

Hardy, J.,
1979.

High Frequency Circuit D e s i g n Prentice-Hall,

[5.31]

Dyson, J.D.,
"The measurement of phase at UHF and micro
wave frequencies", IEEE Trans, on Microwave Theory and
Techniques, V o l . MTT-14, September 1966.

APPENDIX A

FIG A.1

THE

SCHEMATIC DIAGRAM

OF THE ADM CODER

-5v

Sheet 1/3

9 CD

o>
I

/

i

1

/

r

//=•t'■'/
yC?Or¿7

•
S 5 sy ¿^/7

ffT~> -*Z>Lf-jt- O
7/- c? / jz

S U * y <J>

is '

O 7? 8 O
S T /Oí DUS
¿ £/ O / J u s

=

<?^ V

9 <2H
- ¿/n

=

O.J

/ Ì2 n b¿r

^w/?/5ZX4 //¿¿/
- 6/n

- 7/n
- S 'D

&rn
7$/ ' £r 'e' '/' 'Gl X '* '< '°! 'Srn
J £ 7 c? / ^ ^¿¿/ 3 f n
J / / O / y ,U / ^ fr/O - Z n
£?¿

¿//7^ r

: 75/ê/?

7n

m

jo

©

Nid

01

ílí

4301IS

l*V

Bi J

Fig.a.2:

THE SCHEMATIC

DIAGRAM

OF

THE ADM

DECODER

5V
u^U

0

0

©
) U
LJJL/J,

® \

f\ _ ©

I

ÔIT

8

o

7o

(o O

$

O

«fO

3

o-

-2 o
óiT 'l O-

Ó

Pin

of U 15

A/o

/< r 5 ;

'

UL
( J Z

=

-

rr)Cfo((G>
U 3 ,

(?,

SS,
~
U 4

«•

/7 7

?,

2,

<t, t o , d

'3
C

US

o l o y-

/
-

/7?C/0'37

C//4= O'/5" «r /*?7<T/ o /;?S~
U /£> ^ //Z>i O 2 Z a
U /? *
? 33

Hi

// r c j /

FIG

A. 2

Sheet

3/3

3 -/ < D r -s

a

Qmcf Q<^u g / A o
l

C -C t^ C c /

r -e

5 "/ O

t's7

O b sn s

/i.

6 ) / / ¡ C ir u s l S 6

.

PlqAB
S C11E MATI C___P 1AGR A M _OF._THE_CLOCK,,JE N E R ATQFL

I*» AD M
«¡♦CODER

s, SCRAMBLER
&DPSK
LOGIC

3

J'f ..

Notes :

U1 = me 1648 —^ Phase locked
U2 = me

10116

UB = me

10107

Oscillator

:>— t
-

iw z

-5v

I

:

PATTERN
DETECTOR

Fiq. A.4: PATTERN

U1 = U2 = U3 = me 10131
U5 =mc 10107 (differential line
transmitter)
U4 = mc 10116 (differential line
u£> - me ioioi receiver )
/?// res rà'loK'i

CK.rs

Si O

-/2-

DETECTOR

CIRCUIT

SCHEMATIC

C o rnp *r

Bit memory
length (n)
selector

r ,< j c .r/

/

¡r

Fig. A.5 :

Notes :

’ ’ ' ’ ''The schematic diagram
of the power distribution
circuì t.

U1 = LM 7805
U2 = LM 7815
UB = LM 7915 LW
U4 = U5 = U6 =,7905

APPENDIX B

D ctZ-q

10K
—

i

C

1K
-dm

50j i
-f^o m

DP s K

Dc^rjö cS-

* 5V

D
-Notes •

Fig.Ba:

SCHEMATIC DIAGRAM
OF THE DATA REGENERATOR
CIRCUIT

U1= UA = gjA 733
U2= me 10107
U3 = NE/SE 561
U 5 =mc 10116
U6 = mc 10131
All resistors arc in ohms
and capacitors in Farads

Sheet 1/2

1K

vco

r 0

Fine
Tune

B

3

Q-£ *-

F lg .B .l:

Sheet

2/2

APPENDIX C

Fl(j C . 1

THE

SCHEMATIC

DIAGRAM

OF SCRAMBLER

CIRCUIT

-5v

I
dll

0

M

Jffi

id

dß-s

.7)

U1¡ly^ -- f— A-f' 0) ©

to c?

p^dD) ©

U 4/1

U4/£

U5/1

I

Jffi

0

d°Data in

I

r

1

jffl

0 ^-^ J)
U£/l

USl2

1

d

©

iisii

©

@

ID ©

u rn

UM

t>

From the data
regenerator

Jji

gL

U3/X

U3¡Z

*

@

iß)

C,
Clock in

(9)

C

U 1/.

-5v

-5v

®Q®

Y

-5 v

0

I

Data out to
ADM decoder

pv
Fio. C. 2

Schematic diagram of ihe
descrambler circuit

T -5v

Notes :
U1 =mc 10116= Line receiver
U2 = U4 = U5= U6 = U7= U8
=me 10131
U3 = me 10107
All resistors are 51 OR

iS

L i mk

APPENDIX D

Di

APPENDIX

D-l

D

CIRCUIT

The

DESCRIPTION

circuit

Figure

schematic

D.l.

The

needed

The

to

required

Darlington

D 3 and D ^ ;

tor

Fast

turn-on

due

of
to

are

in t h e

times will
charge

the

the

be

in

of

( M C - 1025)

Ul

outputs

tied

capability

Circuit.

is p r o v i d e d b y
of

D 2.

is

The

5 . 6v

of

such

the

the microwave

Schottky barrier

diode,

zener

is o n l y

that

diodes,

the

driving

diode,

for b i a s
Darlington

on once

the

1.5v.

R 1 is a p u l l - u p r e s i s 

TTL

logic

of Ul/1.

obtained

if

the

Darlington

saturation mode,
slow because

in the b a s e

excess

shown

sinking

consists

design

output

times

their

action

voltage

exceeds

operates

turn-off

PIN

turned

the TTL

Circuit

tion

be

from Ul

for

the

The bias

Circuit will
signal

switching

a breakdown

purposes.

and

which

is

amplifiers

current

T l and T 2 ;
and

driver

Darlington

Circuit,

transistors,

D x, with

fast

input

the

the

DRIVER

the

driven

improve

to d r i v e

THE

of

two

are differentially
together

OF

current

region
needed

the

an

accumula

of b o t h

T x and T 2

to

of

but

drive

the

D3

transistors

into

here

has

been

deep

saturation

saturation.

to

From Koehler's

overdrive
by

transistor

switch

the

region,

active

before

D.l,

is

the

the voltage

the

desirable

high

diode,

in

feedback
if

are

that

active

feedback

over

shortly

is p r o v i d e d

Schottky

and

D3 provides
that

is,

effective;

at w h i c h

this

effective before

a

a sharp

saturation.

level

by

D3 ,

diode,

D2 .

region

just before

to be

properties

they have

required

for the
and

addition

The
the

is n e c e s s a r y
saturation

low

to

switching

faster

of

a higher

D 3 and

switching

of

the

times

voltage

times

diodes,
less

D 2 and D 3 ,

D 3 should have

switching

that D 2 have
lower

switching

forward bias

fast

times

of the diodes,

system.

Schottky barrier

use

'ideal'

occurs.

required

the

an

feedback

characteristics,

the voltage

is t o b e

The

citance

no

shifter diode,

impedance

feedback

avoid

feedback.

that

feedback

feedback

in t h e

starts

actually

of

bias

D2 , raises

high

nonlinear

feedback

impedance

decrease

has

has

to

reached.

the base-to-collector
and

deduce

is t h a t w h i c h

saturation

In F i g u r e

we

adopted

but

of n o n l i n e a r

[ 5 .4],

but

approach

transistors

the use

work

An

than

HP

forward bias
times

PIN diode,

It

MA-47302.

is

voltage

(higher

in

hence

5082-2800,

those

a low capa

drops,

[5.5],

1 ns.

than

the use

with

-

desirable
drop

than

storage), hence

D4

The Darlington Circuit of

and T 2 without R 5 and

Di* behaves like one transistor with the emitter drop
twice the normal, and it also acts like a slow trans
istor since Ti cannot turn off T 2 quickly.

This

problem is taken care of by a base-emitter resistor,
R 5, which also prevents the leakage current of Tj
from biasing T 2 into conduction.

In addition, without

Di* , whenever T^ turns off, D 2 goes into the cut-off
mode, hence to reverse, bias current can be drawn to
turn off T 2

-

thus Di+ is a speed-up Schottky barrier

diode.
Define the following quantities:
V sat

=

collector-emitter voltage of
T 2 at saturation;

V BEI

=

the base-emitter voltage of T j ;

V BE 2

=

the base-emitter voltage of T2 ;

V D2

=

the forward bias voltage level of D2 ;

V CE
_

.=

V,
V D3

the collector-emitter voltage of T2 ;
VBE1 + VBE2 + VD2;

=

the forward bias voltage of D 3.

Now, so long as:
VF - VCE < °'
D 3 will be reverse biased and the nonlinear feedback
will be inoperative.
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THE SELECTION OF COMPONENTS
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1 and 5 mA are normally thought reasonable

[5.1].

We have selected a value of 5 mA and, consequently,
R 2 to be 3.3 Kft.
The forward bias current of the PIN diode switch is
30 mA, hence the collector current of T 2 is allowed

to be 35 mA by choosing (R3 + R^) as 80 ohms.

The

regulator, U4, which provides the reverse bias
voltage for the PIN diode is current limited to
40 mA in order to provide current protection for the

transistor, T 3.

TEE FAULT MONITOR CIRCUIT

(1)

-

FAULT INDICATIONS

The shorted PIN diode circuit:

If the PIN diode

switch is shorted, the reverse bias voltage will
not be established at the PIN diode cathode;
hence, Vx < V^y

hence the LED lights up with

no data input - a malfunction condition.
(2)

The open-circuited PIN diode switch:

Under

normal conditions, an application of a *1 ' at
the input to the driver will light up the LED.
If the PIN diode switch is open-circuited, an
application of logic level *1 * at the input
will not light up the LED - a malfunction
condition.

D7

(3)

Low reverse bias voltage:
voltage will

A low reverse bias

be i n d i c a t e d in t he

s h o r t e d P I N diode;

that

is,

s a m e w a y as a

the L E D

l i g h t s up

w i t h no d a t a appl i e d .

(4)

Loss of forward bias supply:
-5v

forward

the LED
at the

(5)

bias

being

supply will

off,

even when

The
be
a

loss

of

indicated
*1'

is

the
by

applied

input.

Loss of logic input signal:
i n p u t s i g n a l be

lost while

Sho u l d the
the

logic

s y s t e m is in

operation,

t h e L E D w i l l go o f f - a m a l f u n c t i o n

condition.

T h e RF m o d u l a t o r w o r k s w i t h n e a r 

m a x i m u m b i t r a t e at all t i m e s b e c a u s e of the
scrambler;

t he L E D g o i n g o f f d u r i n g

o p e r a t i o n ca n o n l y m e a n t o t a l
or l a c k of d r i v e r

system

system failure

r e s p o n s e to t h e l o g i c

signal.

